



**LEGAL NOTICES**

THIS DOCUMENT CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION OF FOCUS ENHANCEMENTS AND ITS RECEIPT OR POSSESSION DOES NOT CONVEY ANY RIGHTS TO REPRODUCE OR DISCLOSE ITS CONTENTS, OR TO MANUFACTURE, USE, OR SELL ANYTHING THAT IT MAY DESCRIBE.

REPRODUCTION, DISCLOSURE, OR USE IN WHOLE OR IN PART WITHOUT THE SPECIFIC WRITTEN AUTHORIZATION OF FOCUS ENHANCEMENTS IS STRICTLY FORBIDDEN.

EVERY EFFORT HAS BEEN MADE TO ENSURE THAT THE INFORMATION IN THIS DOCUMENT IS COMPLETE AND ACCURATE AT THE TIME OF PRINTING; HOWEVER, THE INFORMATION CONTAINED IN THIS DOCUMENT IS SUBJECT TO CHANGE.

**COPYRIGHT 2008 FOCUS ENHANCEMENTS  
ALL RIGHTS RESERVED**

THE MATERIAL CONTAINED IN THIS DOCUMENT IS ALSO PROTECTED BY COPYRIGHT LAWS OF THE UNITED STATES OF AMERICA AND OTHER COUNTRIES. IT MAY NOT BE REPRODUCED OR DISTRIBUTED IN ANY FORM BY ANY MEANS, ALTERED IN ANY FASHION, OR STORED IN A DATA BASE OR RETRIEVAL SYSTEM, WITHOUT EXPRESS WRITTEN PERMISSION OF FOCUS ENHANCEMENTS.

FOCUS ENHANCEMENTS CANNOT BE RESPONSIBLE FOR UNAUTHORIZED USE OF EQUIPMENT AND WILL NOT MAKE ALLOWANCE OR CREDIT FOR UNAUTHORIZED USE OR ACCESS

**Macrovision Product Notice**

The FS472 and FS474 are protected by U.S. patent numbers 5,583,936; 6,516,132; 6,836,549; and 7,050,698 and other intellectual property rights. The use of Macrovision's copy protection technology in the device must be authorized by Macrovision and is intended for home and other limited pay-per-view uses only, unless otherwise authorized in writing by Macrovision. Reverse engineering or disassembly is prohibited. FS472 and FS474 devices can only be sold or distributed to Macrovision Authorized Buyers.

## Revision History

Date	Revision	Description
March 2008	1.2	New Datasheet format. Updated "Product Features". Added address locations for all reserved registers. Updated Figure 2 "MUX Mode Timing Example". Fixed text in Figure 1 "Non-MUX Mode Timing Example". Updated bit description for registers 0x40 and 0x42.
Nov 2007	1.1	Corrected text on page 10. Clarified register description (section 2.2.40). Paragraph 2.2.99 changed to "Reserved". Functionality not supported.
Nov 2007	1.00	Datasheet Released.
May 2007	0.95	Preliminary Datasheet Released.

## Contact Information

Email: [support@FOCUSSEMI.com](mailto:support@FOCUSSEMI.com)

Phone: (503) 615-7700

Fax: (503) 615-4232

MAIL: FOCUS ENHANCEMENTS, Inc.

22867 NW Bennett St., Suite 200

Hillsboro, OR 97124 USA

© 2008 FOCUS Enhancements

**Note:** *This page intentionally left blank.*

## TABLE OF CONTENTS

---

<b>1.0 Document Overview</b> .....	1
1.1 Acronym List .....	2
1.2 Document Organization .....	2
<b>2.0 Control Register Definitions</b> .....	3
2.1 Control Register Map .....	3
2.2 Control Register Definitions .....	7
2.2.1 I2C_IHO - Input Horizontal Offset (0x00) .....	7
2.2.2 I2C_IVO - Input Vertical Offset (0x02) .....	8
2.2.3 I2C_IHW - Input Horizontal Width (0x04) .....	8
2.2.4 I2C_VSC - Vertical Scaling Coefficient (0x06) .....	9
2.2.5 I2C_VSC_2 - Vertical Scaling Coefficient 2 (0x08) .....	9
2.2.6 I2C_HDSC/HUSC - Horizontal Down/Up Scaling Coefficients (0x0A) .....	10
2.2.7 I2C_CR - Command Register (0x0C) .....	11
2.2.8 I2C_MISC - Miscellaneous Bits (0x0E) .....	13
2.2.9 I2C_MISC - Miscellaneous Bits Register 2 (0x10) .....	18
2.2.10 I2C_RTCNL - Numerator of Rate Converter Word Low (0x12) .....	19
2.2.11 I2C_RTCNH - Numerator of Rate Converter Word High (0x14) .....	19
2.2.12 I2C_RTCDL - Denominator of Rate Converter Word Low (0x16) .....	20
2.2.13 I2C_RTCDH - Denominator of Rate Converter Word High (0x18) .....	20
2.2.14 I2C_HWIDTH - Horizontal Width (0x1A) .....	21
2.2.15 I2C_HSYNCS - Horizontal Sync Start (0x1C) .....	21
2.2.16 I2C_HSYNCE - Horizontal Sync End (0x1E) .....	22
2.2.17 I2C_SHP - Flicker Filter Sharpness (0x20) .....	22
2.2.18 I2C_FLK - Flicker Filter Coefficient (0x22) .....	23
2.2.19 I2C_GPIO - General Purpose Input Outputs (0x24) .....	23
2.2.20 (0x26) Reserved .....	24
2.2.21 (0x28) Reserved .....	24
2.2.22 (0x2A) Reserved .....	24
2.2.23 (0x2C) Reserved .....	24
2.2.24 I2C_PART - Part Identification Number (0x2E) .....	24
2.2.25 I2C_SP - Status Port (0x30) .....	25
2.2.26 I2C_FFO - FIFO Status Port (0x32) .....	26
2.2.27 I2C_FFO_LAT - FIFO Latency (0x34) .....	27
2.2.28 I2C_VWIDTH - Vertical Width (0x36) .....	28
2.2.29 I2C_VSYNCS - Vertical Sync Start (0x38) .....	29
2.2.30 I2C_VSYNCE - Vertical Sync End (0x3A) .....	29

2.2.31 I2C_VID_CNTL0 - Video Control 0 (0x3C)	30
2.2.32 I2C_FLD_DLY - Field Delay Value (0x3E)	31
2.2.33 ENC_CHR_FREQ0 - Chroma Sub-Carrier Frequency Low (0x40)	32
2.2.34 ENC_CHR_FREQ2 - Chroma Sub-Carrier Frequency High (0x42)	33
2.2.35 ENC_CHR_PHASE - Chroma Phase (0x44)	33
2.2.36 ENC_MISC - Encoder Miscellaneous Registers 0 and 1 (0x46)	34
2.2.37 ENC_RGB_YUV - Chroma Gain and Bandwidth Control (0x48)	35
2.2.38 ENC_HSYNC_W - Horizontal Sync Width (0x4A)	36
2.2.39 ENC_BRST_W - Burst Width (0x4C)	36
2.2.40 ENC_BP_LOC - Back Porch Width (0x4E)	37
2.2.41 ENC_CB_B_LVL - Cb Burst Amplitude, Cr Burst Amplitude (0x50)	37
2.2.42 ENC_SLV_CNTL - Encoder Slave Control (0x52)	38
2.2.43 ENC_BLACK_LVL - Black Level (0x54)	38
2.2.44 ENC_BLANK_LVL - Blank Level (0x56)	39
2.2.45 (0x58) Reserved	39
2.2.46 (0x5A) Reserved	39
2.2.47 (0x5C) Reserved	39
2.2.48 ENC_NUM_LINEL - Number of Lines (0x5E)	40
2.2.49 (0x60) Reserved	40
2.2.50 (0x62) Reserved	40
2.2.51 ENC_WHITE_LVL - White Level (0x64)	41
2.2.52 ENC_CB_GAIN - Cb, Cr Color Saturation (0x66)	41
2.2.53 (0x68) Reserved	41
2.2.54 ENC_TINT - Tint (0x6A)	42
2.2.55 (0x6C) Reserved	42
2.2.56 (0x6E) Reserved	42
2.2.57 ENC_BRZ_WAY - Width of Breezeway, Front Porch (0x70)	43
2.2.58 (0x72) Reserved	43
2.2.59 (0x74) Reserved	43
2.2.60 (0x76) Reserved	43
2.2.61 ENC_ACT_LINEL - Active Video Line Pixels (0x78)	44
2.2.62 ENC_VLINE_1 - First Video Line (0x7A)	44
2.2.63 ENC_SFT_RST - Encoder Version, Encoder Soft Reset (0x7C)	45
2.2.64 ENC_UV_STUFF - Miscellaneous (0x7E)	46
2.2.65 ENC_SYNC_LVL - SYNC Level (0x80)	47
2.2.66 (0x82) Reserved	47
2.2.67 (0x84) Reserved	47
2.2.68 (0x86) Reserved	47
2.2.69 ENC_VBIBL_LVL - VBI Blank Level (0x88)	48
2.2.70 ENC_WSS - Wide Screen Signaling (0x8A)	49
2.2.71 ENC_WSS_CLKL - WSS Clock (0x8C)	50
2.2.72 ENC_WSS_DF1L - WSS Data Field 1 Low (0x8E)	50
2.2.73 ENC_WSS_DF1H - WSS Data Field 1 High (0x90)	51
2.2.74 ENC_WSS_DF0L - WSS Data Field 0 Low (0x92)	51
2.2.75 ENC_WSS_DF0H - WSS Data Field 0 High (0x94)	52

2.2.76	ENC_WSS_LF0 - Field 0 & Field 1 Line Number (0x96)	52
2.2.77	ENC_WSS_LVL - WSS Level (0x98)	53
2.2.78	ENC_NOTCH - Notch Parameters (0x9A)	54
2.2.79	I2C_DAC_LD_VAL - DAC Load Detect Parameters (0x9C)	56
2.2.80	I2C_DAC_LD_DET_REF - Load Detect Parameters (0x9E)	57
2.2.81	I2C_DAC_CNTL - DAC Control Parameters (0xA0)	58
2.2.82	2C_RED_MTX_COEF - RGB to YCrCb Red Coefficient (0xA2)	59
2.2.83	I2C_GRN_MTX_COEF - RGB to YCrCb Green Coefficient (0xA4)	59
2.2.84	I2C_BLU_MATRIX_COEF - RGB to YCrCb Blue Coefficient (0xA6)	60
2.2.85	I2C_RV_SCALE_COEF - RGB to YCrCb Red Scaling Coefficient (0xA8)	60
2.2.86	I2C_GY_SCALE_COEF - RGB to YCrCb Green Scaling Coefficient (0xAA)	61
2.2.87	I2C_BU_SCALE_COEF - RGB to YCrCb Blue Scaling Coefficient (0xAC)	61
2.2.88	I2C_CC_DATA_F1 - Closed Caption Field 1 Data (0xAE)	62
2.2.89	I2C_CC_DATA_F2 - Closed Caption Field 2 Data (0xB0)	63
2.2.90	I2C_CC_CNTL - Closed Caption Control (0xB2)	63
2.2.91	I2C_CC_BLNK - Closed Caption Blanking Value (0xB4)	64
2.2.92	I2C_CC_SHT - Closed Caption Blanking Sample (0xB6)	64
2.2.93	Not Accessible (0xB8)	65
2.2.94	Not Accessible (0xBA)	65
2.2.95	Not Accessible (0xBC)	65
2.2.96	Not Accessible (0xBE)	65
2.2.97	Not Accessible (0xC0)	65
2.2.98	I2C_LUMA_BW_COEF - Luma Bandwidth (0xC2)	65
2.2.99	(0xC4) Reserved	66
2.2.100	I2C_PDIV - PLL Pre-Divider (0xC6)	67
2.2.101	I2C_PLL_AMP - PLL AMP - Main PLL Divider (0xC8)	68
2.2.102	I2C_PLL_VGA - PLL VGA Clock Post Divider (0xCA)	69
2.2.103	I2C_PLL_TV - PLL TV Clock Post Divider (0xCC)	70
2.2.104	I2C_PLL_GCC - PLL GCC Clock Post Divider (0xCE)	71
2.2.105	Notes for PLL Registers (0xC6, 0xC8, 0xCA, 0xCC, 0xCE)	71
2.2.106	I2C_BYP - Bypass Register (0xD0)	74
2.2.107	(0xD2) Reserved	75
2.2.108	I2C_PWR_MGMT - Power Management (0xD4)	75
2.2.109	I2C_SDFTH - Special Derived Field Timing - Horizontal (0xD6)	76
2.2.110	I2C_SDFTV - Special Derived Field Timing - Vertical (0xD8)	77
2.2.111	(0xEA) Reserved	77
2.2.112	(0xEC) Reserved	77
2.2.113	(0xEE) Reserved	77
2.2.114	(0xF0) Reserved	77
2.2.115	(0xF2) Reserved	77
2.2.116	(0xF4) Reserved	77
2.2.117	(0xF6) Reserved	77
2.2.118	(0xF8) Reserved	77

**Note:** *This page intentionally left blank.*

## 1.0 Document Overview

To make specialized information easier to find, hardware/software/firmware information is organized into separate documents. Each document addresses a different purpose or user.

- This document, the FS471, FS472, FS473 and FS474 Software/Firmware Datasheet, is for programmers. It provides information on programming the FS471, FS472, FS473 and FS474.
- The FS471, FS472, FS473 and FS474 Product Brief provides general information for all users.
- The FS471, FS472, FS473 and FS474 Hardware Datasheet is for system designers. It provides information on developing FS471, FS472, FS473 and FS474 applications.

Throughout this document FS471 is used as a general term to reference the FS471, FS472, FS473 and FS474. The FS472 and FS474 support Macrovision anti-copy protection, while the FS471 and FS473 do not.

[Table 1.1](#) lists a general overview of the differences between the FS471, FS472, FS473, and FS474.

**Table 1.1 Part Number Description**

Order Number	Temperature Range	Screening	Package	Product
444-2151LF	0°C to 70°C	Commercial	80-ball FBGA	FS471 - Tape & Real
444-2152LF	0°C to 70°C	Commercial	80-ball FBGA	FS472 - Tape & Real
444-2153LF	0°C to 70°C	Commercial	100-pin TQFP	FS473 - Tape & Real
444-2154LF	0°C to 70°C	Commercial	100-pin TQFP	FS474 - Tape & Real

## 1.1 Acronym List

Acronym	Description	Acronym	Description
BGA	Ball Grid Array	BIST	Built In Self Test
BLU	BLUe	CR	Command Register
DAC	Digital to Analog Converter	DLY	DeLaY
DTV	Digital TeleVision	ENC	Encoder
FAE	Field Applications Engineer	FF	Flicker Filter
FIFO	First In First Out	FLD	FieLD
FLK	FLicKer	GPIO	General Purpose Input Output
GRN	GReeN	HDSC	Horizontal Down SCaler
HSYNC	Horizontal SYNC	HUSC	Horizontal Up SCaler
ID	Identifier	IHW	Input Horizontal Width
IHO	Input Horizontal Offset	INV	INVerter
I/O	Input/Output	IVO	Input Vertical Offset
LAT	LAteNcy	MISC	MISCellaneous
MV	MacroVision	NTSC	National Television System(s) Committee (North American TV Standard)
PAL	Phase Alternating Line (European TV Standard)	PLL	Phase Locked Loop
PWR	PoWer	RTCD	RaTe Converter Denominator
RTCN	RaTe Converter Numerator	R/W	Read/Write
SDFT	Special Derived Field Timing	SDTV	Standard Definition TeleVision
SHP	Sharpness	SD	Standard Definition
TBD	To Be Determined	TLA	Three Line Average
UIM	Universal Input Matrix	VSC	Vertical Scaling Coefficient
VSYNC	Vertical SYNC	WSS	Wide Screen Signaling

## 1.2 Document Organization

This document provides information necessary for programming or developing driver software for the FS471, FS472, FS473 and FS474 TV encoders. It is divided into the following sections:

- Document Overview: lists FS471 reference documents and acronyms that are used through this datasheet as well as how this document is organized.
- Control Register Definitions:
- Control Register Map - lists the FS471 control register map
- Control Register Definitions - defines the FS471 control registers.

## **2.0 Control Register Definitions**

### **2.1 Control Register Map**

The general function labels of the FS471 registers are intended to help design engineers determine which registers affect the following specific functions of the FS471:

- SDTV Input - settings to the FS471 inputs in SDTV applications
- SDTV Output - FS471 SDTV output settings
- Control - FS471 control parameters
- Clock - FS471 clock settings
- Color Matrix - FS471 input color conversion matrices

**Table 2.1 Register References**

General Function	Name	Offset	Default Value
SDTV Input	I2C_IHO – Input Horizontal Offset	0x00	64d
SDTV Input	I2C_IVO – Input Vertical Offset	0x02	3d
SDTV Input	I2C_IHW – Input Horizontal Width	0x04	720d
SDTV Input	I2C_VSC – Vertical Scaling Coefficient	0x06	0d
SDTV Input	I2C_VSC 2 – Vertical Scaling Coefficient	0x08	0d
SDTV Input	I2C_HSC – Horizontal Down/Up Scaling	0x0A	0d
Control	I2C_CR – Command Register	0x0C	0x4000
Control	I2C_MISC1 - Miscellaneous Bits	0x0E	0x8003
Control	I2C_MISC2 - Miscellaneous Bits Register 2	0x10	0x0000
Clock	I2C_RTCNL – Numerator of Rate Converter (Low)	0x12	0x2B7D
Clock	I2C_RTCNH – Numerator of Rate Converter (High)	0x14	0x0048
Clock	I2C_RTCDL – Denominator of Rate Converter (Low)	0x16	0x2B7D
Clock	I2C_RTCDH – Denominator of Rate Converter (High)	0x18	0x0048
Clock	I2C_HWIDTH – Horizontal Width	0x1A	858d
Clock	I2C_HSYNCS – Horizontal Sync Start	0x1C	74d
Clock	I2C_HSYNCE – Horizontal Sync End	0x1E	138d
SDTV Output	I2C_SHP – Flicker Filter Sharpness	0x20	0d
SDTV Output	I2C_FLK – Flicker Filter Coefficient	0x22	12d
Control	I2C_GPIO - General Purpose Input Outputs	0x24	0d
N/A	Not Accessible	0x26	N/A
N/A	Not Accessible	0x28	N/A
N/A	Not Accessible	0x2A	N/A
N/A	Not Accessible	0x2C	N/A
Control	I2C_PART - Part Identification Number	0x2E	0xFE07
Control	I2C_SP – Status Port	0x30	0x0000
Control	I2C_FFO – FIFO Status Port	0x32	0x0000
SDTV input	I2C_FFO_LAT – FIFO Latency	0x34	130d
SDTV Output	I2C_VWIDTH – Vertical Width	0x36	525d
SDTV Output	I2C_VSYNCS – Vertical Sync Start	0x38	42d
SDTV Output	I2C_VSYNCE – Vertical Sync End	0x3A	45d
SDTV Output	I2C_VID_CNTL0 – Video Control 0	0x3C	0x0000
SDTV Output	I2C_FLD_DLY – Field Delay Value	0x3E	0x0000
SDTV Output	ENC_CHR_FREQ0 – Chroma Sub-Carrier Frequency Low	0x40	0x7C1F
SDTV Output	ENC_CHR_FREQ2 – Chroma Sub-Carrier Frequency High	0x42	0x21F0
SDTV Output	ENC_CHR_PHASE – Chroma Phase	0x44	0x0000
SDTV Output	ENC_MISC - Encoder Miscellaneous Registers 0 and 1	0x46	0x0900
SDTV Output	ENC_RGB_YUV - Chroma Gain and Bandwidth Control	0x48	0x0000
SDTV Output	ENC_HSYNC_W – Horizontal Sync Width	0x4A	63d
SDTV Output	ENC_BRST_W – Burst Width	0x4C	68d

General Function	Name	Offset	Default Value
SDTV Output	ENC_BP_LOC – Back Porch Width	0x4E	59d
SDTV Output	ENC_CB_B_LVL - Cr, Cb Burst Amplitude	0x50	59d
SDTV Output	ENC_SLV_CNTL Encoder Slave Control	0x52	0x0000
SDTV Output	ENC_BLACK_LVLLL – Black Level	0x54	70d, 02d
SDTV Output	ENC_BLANK-LVLL – Blank Level	0x56	60d, 00d
SDTV Output	Reserved	0x58	N/A
SDTV Output	Reserved	0x5A	N/A
SDTV Output	Reserved	0x5C	N/A
SDTV Output	ENC_NUM_LINEL – Number of Lines	0x5E	131d, 1d
SDTV Output	Reserved	0x60	N/A
SDTV Output	Reserved	0x62	N/A
SDTV Output	ENC_WHITE_LVLLL – White Level	0x64	200d, 0d
SDTV Output	ENC_CB_GAIN - Cr, Cb Color Saturation	0x66	137d, 137d
SDTV Output	Reserved	0x68	N/A
SDTV Output	ENC_TINT – Tint Adjustment	0x6A	0x0000
SDTV Output	Reserved	0x6C	N/A
SDTV Output	Reserved	0x6E	N/A
SDTV Output	ENC_BRZ_WAY – Width of Breezeway, Front Porch	0x70	0x1016
SDTV Output	Reserved	0x72	N/A
SDTV Output	Reserved	0x74	N/A
SDTV Output	Reserved	0x76	N/A
SDTV Output	ENC_ACT_LINEL – Active Video Line Pixels	0x78	180d, 0d
SDTV Output	ENC_VLINE_1 – First Video Line	0x7A	0x0015
SDTV Output	ENC_SFT_RST, ENC_VER – Encoder Soft Reset, Encoder Version	0x7C	0x2000
SDTV Output	ENC_UV_STUFF - Miscellaneous	0x7E	0x0002
SDTV Output	ENC_SYNC_LVL – Sync Level	0x80	0x0048
SDTV Output	Reserved	0x82	N/A
SDTV Output	Reserved	0x84	N/A
SDTV Output	Reserved	0x86	N/A
SDTV Output	ENC_VBIBL_LVL – VBI Blank Level	0x88	0x4A00
SDTV Output	ENC_WSS – Wide Screen Signaling	0x8A	0x0007
SDTV Output	ENC_WSS_CLKL – WSS Clock	0x8C	0x2F07
SDTV Output	ENC_WSS_DF1L – WSS Data Field 1 Low	0x8E	0x0000
SDTV Output	ENC_WSS_DF1H – WSS Data Field 1 High	0x90	0x0000
SDTV Output	ENC_WSS_DF0L – WSS Data Field 0 Low	0x92	0x0000
SDTV Output	ENC_WSS_DF0H – WSS Data Field 0 High	0x94	0x0000
SDTV Output	ENC_WSS_LF0 – Field 0 & Field 1 Line Number	0x96	0x0000
SDTV Output	ENC_WSS_LVLLL – WSS Level	0x98	0xFF03
SDTV Output	ENC_NOTCH – Encoder Notch	0x9A	0x0000
SDTV Output	I2C_DAC_LD_VAL – DAC Load Value	0x9C	0x0000
SDTV Output	I2C_DAC_LD_DET_REF – Load Detect Parameters	0x9E	0x0000
SDTV Output	I2C_DAC_CNTL – DAC Control Parameters	0xA0	0x0000

General Function	Name	Offset	Default Value
Color Matrix	I2C_RED_MATRIX_COEF – RGB to YCrCb Red Coefficient	0xA2	0x004D
Color Matrix	I2C_GRN_MATRIX_COEF – RGB to YCrCb Green Coefficient	0xA4	0x0096
Color Matrix	I2C_BLU_MATRIX_COEF – RGB to YCrCb Blue Coefficient	0xA6	0x001D
Color Matrix	I2C_RV_SCALE_COEF – RGB to YCrCb Red Scaling Coefficient	0xA8	0x00A0
Color Matrix	I2C_GY_SCALE_COEF – RGB to YCrCb Green Scaling Coefficient	0xAA	0x00DB
Color Matrix	I2C_BU_SCALE_COEF – RGB to YCrCb Blue Scaling Coefficient	0xAC	0x007E
SDTV Output	I2C_CC_DATA_F1 – Closed Caption Field 1 Data	0xAE	0x0000
SDTV Output	I2C_CC_DATA_F2 – Closed Caption Field 2 Data	0xB0	0x0000
SDTV Output	I2C_CC_CNTL – Closed Caption Control	0xB2	0x0000
SDTV Output	I2C_CC_BLNK – Closed Caption Blanking Value	0xB4	0x0000
SDTV Output	I2C_CC_SHT – Closed Caption Blanking Sample	0xB6	0x00F0
N/A	Not Accessible	0xB8	N/A
N/A	Not Accessible	0xBA	N/A
N/A	Not Accessible	0xBC	N/A
N/A	Not Accessible	0xBE	N/A
N/A	Not Accessible	0xC0	N/A
SDTV Output	I2C_LUMA_BW_COEF – Luma Bandwidth	0xC2	0x0000
N/A	Reserved	0xC4	N/A
Clock	I2C_PDIV – PLL Pre-Divider	0xC6	0x0114
Clock	I2C_PLL_AMP – PLL AMP - Main PLL Divider	0xC8	0x012C
Clock	I2C_PLL_VGA – PLL VGA Clock Post Divider	0xCA	0x0003
Clock	I2C_PLL_TV – TV Clock Post Divider	0xCC	0x0003
Clock	I2C_PLL_GCC – PLL GCC Clock Post Divider	0xCE	0x0003
Control	I2C_BYP – Bypass Register	0xD0	0x000A
N/A	Reserved	0xD2	N/A
Control	I2C_PWR_MGMT – Power Management	0xD4	0x0002
SDTV Input	I2C_SDFTH - Special Derived Field Timing - Horizontal	0xD6	0x0114
SDTV Input	I2C_SDFTV - Special Derived Field Timing - Vertical	0xD8	0x0001
N/A	Reserved	0xEA	N/A
N/A	Reserved	0xEC	N/A
N/A	Reserved	0xEE	N/A
N/A	Reserved	0xF0	N/A
N/A	Reserved	0xF2	N/A
N/A	Reserved	0xF4	N/A
N/A	Reserved	0xF6	N/A
N/A	Reserved	0xF8	N/A

## 2.2 Control Register Definitions

The following definitions are defined as:

- Range - {min value: [max value]}.
- Bits marked as Not Accessible indicate that writing values to these locations have no affect on normal operation.
- Bits market as Reserved indicate that writes to these registers might impact performance. Changes to these registers should be performed as Read, Modify Write functions where only the target bits are changed during a write operation.

### 2.2.1 I2C\_IHO - Input Horizontal Offset (0x00)

- Address Offset - 0x00
- Default Value - 64d
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0: [Htotal]-1}

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	IHO <sub>10</sub>	IHO <sub>9</sub>	IHO <sub>8</sub>	IHO <sub>7</sub>	IHO <sub>6</sub>	IHO <sub>5</sub>	IHO <sub>4</sub>	IHO <sub>3</sub>	IHO <sub>2</sub>	IHO <sub>1</sub>	IHO <sub>0</sub>
Bits		Name		Description											
10:0		IHO		<b>Input Horizontal Offset Bits [10:0].</b> Horizontal video displacement in pixels (VGA clocks) from leading edge of HSYNC to active video data (0-2047). IHO is an unsigned number. Increasing IHO moves image left. Divide by two in decimation mode.											
15:11		Not Accessible		Not accessible (set to 0x0)											

### 2.2.2 I2C\_IVO - Input Vertical Offset (0x02)

- Address Offset - 0x02
- Default Value - 3d
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0: [Total Lines]-1}

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	IVO <sub>10</sub>	IVO <sub>9</sub>	IVO <sub>8</sub>	IVO <sub>7</sub>	IVO <sub>6</sub>	IVO <sub>5</sub>	IVO <sub>4</sub>	IVO <sub>3</sub>	IVO <sub>2</sub>	IVO <sub>1</sub>	IVO <sub>0</sub>
<b>Bits</b>			<b>Name</b>			<b>Description</b>									
10:0			IVO			<b>Input Vertical Offset Bits [10:0].</b> Vertical video displacement in lines from the leading edge of VSYNC to active video data. IVO is an unsigned number. Increasing IVO moves image up.									
15:11			Not Accessible			Not accessible (set to 0x0)									

### 2.2.3 I2C\_IHW - Input Horizontal Width (0x04)

- Address Offset - 0x04
- Default Value - 720d
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0: 1023}

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	IHW <sub>9</sub>	IHW <sub>8</sub>	IHW <sub>7</sub>	IHW <sub>6</sub>	IHW <sub>5</sub>	IHW <sub>4</sub>	IHW <sub>3</sub>	IHW <sub>2</sub>	IHW <sub>1</sub>	IHW <sub>0</sub>
<b>Bits</b>			<b>Name</b>			<b>Description</b>									
9:0			IHW			<b>Input Horizontal Width [9:0].</b> Total number of active VGA pixels per line. Video inputs with more than 970 lines require decimation. Divide by two in decimation mode. IHW is an unsigned number. Must be even in down scaling for cache module.									
15:10			Not Accessible			Not accessible (set to 0x0)									

### 2.2.4 I2C\_VSC - Vertical Scaling Coefficient (0x06)

- Address Offset - 0x06
- Default Value - 0d
- Attribute - R/W
- Size - 16 bits
- Allowed Range -  $\{-32,768\}:196,607\}$  equates to 0.5 through 3.99999

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
VSC <sub>15</sub>	VSC <sub>14</sub>	VSC <sub>13</sub>	VSC <sub>12</sub>	VSC <sub>11</sub>	VSC <sub>10</sub>	VSC <sub>9</sub>	VSC <sub>8</sub>	VSC <sub>7</sub>	VSC <sub>6</sub>	VSC <sub>5</sub>	VSC <sub>4</sub>	VSC <sub>3</sub>	VSC <sub>2</sub>	VSC <sub>1</sub>	VSC <sub>0</sub>
<b>Bits</b>			<b>Name</b>			<b>Description</b>									
15:0			VSC			<b>Vertical Scaling Coefficient Bits [18:0].</b> Vertical scaling factor = $(1 + (\text{VSC2}:\text{VSC})/65,536)$ . VSC2:VSC is a two's complement number. VSC2 is concatenated with VSC to create a signed 19-bit value.									

### 2.2.5 I2C\_VSC\_2 - Vertical Scaling Coefficient 2 (0x08)

- Address Offset - 0x08
- Default Value - 0d
- Attribute - R/W
- Size - 16 bits
- Allowed Range -  $\{-32,768\}:196,607\}$  equates to 0.5 through 3.99999

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	VSC <sub>2</sub> [VSC <sub>18</sub> ]	VSC <sub>1</sub> [VSC <sub>17</sub> ]	VSC <sub>0</sub> [VSC <sub>16</sub> ]
<b>Bits</b>			<b>Name</b>			<b>Description</b>									
2:0			VSC2[2:0] VSC[18:16]			<b>Vertical Scaling Coefficient 2 Bits [2:0].</b> Vertical scaling factor = $(1 + (\text{VSC2}:\text{VSC})/65,536)$ . VSC2:VSC is a two's complement number. VSC2 is concatenated with VSC to create a signed 19 bit value.									
15:3			Not Accessible			Not accessible (set to 0x0)									

### 2.2.6 I2C\_HDSC/HUSC - Horizontal Down/Up Scaling Coefficients (0x0A)

- Address Offset - 0x0A
- Default Value - 0d
- Attribute - R/W
- Size - 16 bits
- HDSC Allowed Range -  $\{-63:0\}$  equates to an HDSC factor of 0.74 through 1. Use decimation for 0.73 scaling and below.
- HUSC Allowed Range -  $\{0:127\}$  equates to an HUSC factor of 1 through 1.99. 2-3.99 set with MISC (0E) register (*HUS\_DBL\_EN*).

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HUSC <sub>7</sub>	HUSC <sub>6</sub>	HUSC <sub>5</sub>	HUSC <sub>4</sub>	HUSC <sub>3</sub>	HUSC <sub>2</sub>	HUSC <sub>1</sub>	HUSC <sub>0</sub>	HDSC <sub>7</sub>	HDSC <sub>6</sub>	HDSC <sub>5</sub>	HDSC <sub>4</sub>	HDSC <sub>3</sub>	HDSC <sub>2</sub>	HDSC <sub>1</sub>	HDSC <sub>0</sub>
Bits		Name		Description											
7:0		HDSC[7:0]		<p><b>Horizontal Down Scaling Coefficient bits [7:0].</b> HDSC factor = <math>(1 + \text{HDSC} / 128)</math>. HDSC is a two's complement number. If HDSC = is non-negative then the image is not affected. Decimation is accomplished along with bit 7 of the MISC register (0x0E).</p> <p><b>Note:</b> To accomplish a scaling factor of 0.26 to 0.5, the Decimator bit (bit 7 of the I2C_MISC register at offset 0x0E) must be set. For example, for a scaling factor of 0.26, set bit 7 of the I2C_MISC register and then program HDSC to -0.63. Note that an even HTotal is required when down scaling.</p>											
15:8		HUSC[7:0]		<p><b>Horizontal Up Scaling Coefficient bits [7:0].</b> HUSC factor = <math>(1 + \text{HUSC} / 128)</math>. HUSC is a two's complement number. If HUSC = is zero or a negative number, then the image is not affected.</p> <p><b>Note:</b> Scale factor of 2 - 3.99 is accomplished by setting bit 14 of the I2C_MISC register at offset 0x0E. For example, a factor of two is achieved by setting bit 14 of I2C_MISC register and programing HUSC to zero. Refer to bypass register, paragraph 3.2.106, for the required settings.</p>											

### 2.2.7 I2C\_CR - Command Register (0x0C)

- Address Offset - 0x0C
- Default Value - 0x400
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	P656_OUT	PAL_NTSC	SYNC_MS	FFO_CLR	CACQ_CLR	CDEC_BYP	Not Accessible	Not Accessible	Not Accessible	SRESET
Bits			Name			Description									
0			SRESET			<b>Soft Reset.</b> Resets the internal state registers to a known state, but does not reset the programmable registers (registers programmed via I2C). <b>Note:</b> It is recommended that this reset be asserted for a minimum of 20 OSC_CLK cycles.									
3:1			Not Accessible			Not accessible (set to 0x0).									
4			CDEC_BYP			<b>Chroma Decimator Bypass.</b> Bypass the 4:4:4 to 4:2:2 chrominance decimator for YCrCb 4:2:2 inputs.									
5			CACQ_CLR			<b>Counter Acquisition Flag Clear.</b> Setting this bit clears the counter acquisition flag, causing the TV domain timing generator to reacquire.									
6			FFO_CLR			<b>FIFO Clear.</b> Setting this bit clears the FIFO depth registers and the FIFO state register.									
7			SYNC_MS			<b>Sync Master or Slave.</b> When set, FS471 outputs HSync and VSync to the GCC, otherwise syncs are accepted from the GCC. When set GCC Clock is sourced from the VGA post PLL clock divider, otherwise sourced from the GCC post PLL clock divider (Refer to <a href="#">Figure 5</a> ).									
8			PAL_NTSC			<b>PAL or NTSC Input.</b> Sets the number of lines written through the FIFO and SDFT circuitry. When set, the number of lines is 576 for PAL, when clear, 487 lines for NTSC.									
9			P656_OUT			<b>BT656 Out.</b> Set to output BT656 through GPIO port. Clear to disable.									
15:10			Not Accessible			Not accessible (set to 0x0).									

**Table 2.2 Pixel Port (P Port) BT.656 Connections**

P Port P_FIELD	Input	Output P656_CLK
GPI08	X	PQF
GPI07	X	V656_7
GPI06	X	V656_6
GPI05	X	V656_5
GPI04	X	V656_4
GPI03	X	V656_3
GPI02	X	V656_2
GPI01	X	V656_1
GPI00	X	V656_0

### 2.2.8 I2C\_MISC - Miscellaneous Bits (0x0E)

- Address Offset - 0x0E
- Default Value - 0x000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	HUS_DBL_EN	TV_SHORT_FLD	UIM_E	Reserved	BRDG_SYNC	UIM_SDFT	UV_SWAP	UIM_DEC_EN	Reserved	UIM_CCLK	UIM_DCLK	UIM_MOD <sub>3</sub>	UIM_MOD <sub>2</sub>	UIM_MOD <sub>1</sub>	UIM_MOD <sub>0</sub>
Bits			Name			Description									
3:0			UIM_MOD			<b>Universal Interface Mode Select.</b> Selects the VGA interface mode (see table below).									
4			UIM_DCLK			<b>Universal Interface MUX Control &amp; Data Clock Mode.</b> Setting this bit inverts the edge at which the input control and data is latched. Refer to Table 5 for details.									
5			UIM_CCLK			<b>Universal Interface MUX Control Clock Mode.</b> Setting this bit inverts the edge at which the input control is latched. Refer to Table 2.9 for details.									
6			Reserved			Reserved (set to 0b).									
7			UIM_DEC_EN			<b>Universal Interface MUX Decimator.</b> Turns on the horizontal pre-scaler divide by 2 to support 1024 x 720 and above. Refer to the I2C_HDSC/HUSC register at offset 0x0A.									
8			UV_SWAP			<b>Color Swap.</b> Swaps the Cr and Cb, U and V, or Red and Blue internal input signals in the UIM.									
9			UIM_SDFT			<b>Derive Field Timing Mode.</b> Specialized timing input mode using HSYNC and VSYNC to also derive field information. When negative edges of HSYNC and VSYNC coincide its field 1 and when they don't its field 2. Works with 13.5 MHz input only. Enables 1:2 UIM bridge, two wire syncs, and encoder input after the 4:4:4 to 4:2:2 conversion.									
10			BRDG_SYNC			<b>Bridge Pointer Reset Down.</b> Setting this bit enables a pointer reset of the input VGA clock bridge FIFO for seven VSyncs. A low-to-high transition of this bit immediately resets the pointers. <b>Note:</b> It's recommended that this bit be set after switching clock settings and after programming the PLL.									
11			Reserved			Reserved (set to 0b).									

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	HUS_DBL_EN	TV_SHORT_FLD	UIM_E	Reserved	BRDG_SYNC	UIM_SDFE	UV_SWAP	UIM_DEC_EN	Reserved	UIM_CCLK	UIM_DCLK	UIM_MOD <sub>3</sub>	UIM_MOD <sub>2</sub>	UIM_MOD <sub>1</sub>	UIM_MOD <sub>0</sub>
Bits	Name	Description													
12	UIM_E	<b>UIM Control/Data Eye.</b> In multiplexed modes, setting this bit combines the previous two words before a control transition into one pixel; otherwise, a pixel contains the word before and after a control transition. It does so by selecting the control signal triggered off of the opposite clock edge as normal. UIM_E must be cleared in non-multiplexed modes. This bit is normally set to 0b.													
13	TV_SHORT_FLD	Enables short field mode in the FIFO (and CAC).													
14	HUS_DBL_EN	<b>Horizontal Upscaler Doubling Mode Enable.</b> Setting this bit to 1b doubles the HUS upscaling value. Refer to the I2C_HDSC/HUSC register at offset 0x0A.													
15	Reserved	Reserved (set to 0b),													

**Table 2.3 GCC RGB Port Mapping Modes**

UIM_MOD P Port	0 M888D		1 M888I		1 M565I		2 M555	3 N888	3 N666	3 N565 <sup>1</sup>
	MUX Low	MUX High	MUX Low	MUX High	MUX Low	MUX High				
P23	X	X	X	X	X	X	RESERVED	R7	R5	R4
P22	X	X	X	X	X	X		R6	R4	R3
P21	X	X	X	X	X	X		R5	R3	R2
P20	X	X	X	X	X	X		R4	R2	R1
P19	X	X	X	X	X	X		R3	R1	R0
P18	X	X	X	X	X	X		R2	R0	0
P17	X	X	X	X	X	X		R1	0	0
P16	X	X	X	X	X	X		R0	0	0
P15	X	X	X	X	X	X		G7	G5	G5
P14	X	X	X	X	X	X		G6	G4	G4
P13	X	X	X	X	X	X		G5	G3	G3
P12	X	X	X	X	X	X		G4	G2	G2
P11	G3	R7	G4	R7	G2	R4		G3	G1	G1
P10	G2	R6	G3	R6	G1	R3		G2	G0	G0
P9	G1	R5	G2	R5	G0	R2		G1	0	0
P8	G0	R4	B7	R4	B4	R1		G0	0	0
P7	B7	R3	B6	R3	B3	R0		B7	B5	B4
P6	B6	R2	B5	G7	B2	G5		B6	B4	B3
P5	B5	R1	B4	G6	B1	G4		B5	B3	B2
P4	B4	R0	B3	G5	B0	G3		B4	B2	B1
P3	B3	G7	G0	R2	0	0		B3	B1	B0
P2	B2	G6	B2	R1	0	0		B2	B0	0
P1	B1	G5	B1	R0	0	0		B1	0	0
P0	B0	G4	B0	G1	0	0		B0	0	0

1. N656 mode: All unused inputs (input pins) must be grounded in this mode (for example, pins P8, P9, P16, P17, and P18)

**Note:** *UIM\_MOD Mapping: The Universal Input Mux (UIM) UIM\_MOD bits select the mode for P23-P0. The intention is to support as many different 3D and GCC graphic controllers, CPU support chips and integrated CPUs as possible (collectively referred to in this datasheet as GCC). lists the mapping in each mode for the digital RGB from the GCC to the appropriate port or extended port pin.*

**Table 2.4 GCC YCrCb Port Mapping Modes**


UIM_MOD P Port	4 M444C		5 M444T1		6 M565T2		7 M422		8 N656	9 N601	10 N444
	MUX Low	MUX High	MUX Low	MUX High	MUX Low	MUX High	MUX Low	MUX High			
P23	X	X	X	X	X	X	X	X	X	X	Cb7
P22	X	X	X	X	X	X	X	X	X	X	Cb6
P21	X	X	X	X	X	X	X	X	X	X	Cb5
P20	X	X	X	X	X	X	X	X	X	X	Cb4
P19	X	X	X	X	X	X	X	X	X	X	Cb3
P18	X	X	X	X	X	X	X	X	X	X	Cb2
P17	X	X	X	X	X	X	X	X	X	X	Cb1
P16	X	X	X	X	X	X	X	X	X	X	Cb0
P15	X	X	X	X	X	X	X	X	X	C7	Cr7
P14	X	X	X	X	X	X	X	X	X	C6	Cr6
P13	X	X	X	X	X	X	X	X	X	C5	Cr5
P12	X	X	X	X	X	X	X	X	X	C4	Cr4
P11	Cr7	Y7	Y3	Cr7	Y4	Cr7	C7	Y7	YC7	C3	Cr3
P10	Cr6	Y6	Y2	Cr6	Y3	Cr6	C6	Y6	YC6	C2	Cr2
P9	Cr5	Y5	Y1	Cr5	Y2	Cr5	C5	Y5	YC5	C1	Cr1
P8	Cr4	Y4	Y0	Cr4	Cb7	Cr4	C4	Y4	YC4	C0	Cr0
P7	Cr3	Y3	Cb7	Cr3	Cb6	Cr3	C3	Y3	YC3	Y7	Y7
P6	Cr2	Y2	Cb6	Cr2	Cb5	Y7	C2	Y2	YC2	Y6	Y6
P5	Cr1	Y1	Cb5	Cr1	Cb4	Y6	C1	Y1	YC1	Y5	Y5
P4	Cr0	Y0	Cb4	Cr0	Cb3	Y5	C0	Y0	YC0	Y4	Y4
P3	Cb7	Cb3	Cb3	Y7	Y0	Cr2	X	X	X	Y3	Y3
P2	Cb6	Cb2	Cb2	Y6	Cb2	Cr1	X	X	X	Y2	Y2
P1	Cb5	Cb1	Cb1	Y5	Cb1	Cr0	X	X	X	Y1	Y1
P0	Cb4	Cb0	Cb0	Y4	Cb0	Y1	X	X	X	Y0	Y0

**Table 2.5 Input Port Clocking**


Mode	UIM_CCLK (0x0E)	UIM_DCLK (0x0E)	Control	MUX Low Word	MUX High Word	Notes
Non-MUX <sup>1</sup>	High	High	↓ PCLK	↑ PCLK	↑ PCLK	
Non-MUX <sup>1</sup>	Low	High	↑ PCLK	↑ PCLK	↑ PCLK	See Figure 1 for illustration
Non-MUX <sup>1</sup>	High	Low	↑ PCLK	↓ PCLK	↓ PCLK	
Non-MUX <sup>1</sup>	Low	Low	↓ PCLK	↓ PCLK	↓ PCLK	
MUX <sup>2</sup>	High	High	↓ PCLK	↑ PCLK	↓ PCLK	
MUX <sup>2</sup>	Low	High	↑ PCLK	↑ PCLK	↓ PCLK	
MUX <sup>2</sup>	High	Low	↑ PCLK	↓ PCLK	↑ PCLK	
MUX <sup>2</sup>	Low	Low	↓ PCLK	↓ PCLK	↑ PCLK	See Figure 2 for illustration

1. Non-MUX modes: UIM\_MOD 3, 8, 9, 10
2. MUX modes: UIM\_MOD 0, 1, 2, 4, 5, 6, 7

**Figure 1 Non- MUX Mode Timing Example**



**Figure 2 MUX Mode Timing Example**



### 2.2.9 I2C\_MISC - Miscellaneous Bits Register 2 (0x10)

- Address Offset - 0x10
- Default Value - 0x000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Not Accessible	Not Accessible	Not Accessible	Not Accessible	GCC_DRV_SEL <sub>3</sub>	P656_DRV_SEL <sub>2</sub>	SYNC_DRV_SEL <sub>1</sub>	SDA_DRV_SEL <sub>0</sub>
Bits			Name			Description										
0			SDA_DRV_SEL			Set for output drive strength for SDA to be 12ma. Clear for 4Ma										
1			SYNC_DRV_SEL			Set for output drive strength for HSYNC, VSYNC, and FIELD to be 12ma. Clear for 4mA										
2			P656_DRV_SEL			Set for output drive strength for GPIO0-8 and PBLANK to be 12ma. Clear for 4mA										
3			GCC_DRV_SEL			Set for output drive strength for GCC clock to be 12ma. Clear for 4mA										
7:4			Not Accessible			Not accessible (set to 0x0).										
15:8			Reserved			Reserved (set to 0x0).										

### 2.2.10 I2C\_RTCNL - Numerator of Rate Converter Word Low (0x12)

- Address Offset - 0x12
- Default Value - 0x2B7D
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0x00\_0000:0xFF\_FFFF}  $RTC_N \geq RTC_D > 0$  - where  $RTC_N/RTC_D$  is the ratio of TV clock to a 27 MHz clock

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RTC <sub>N15</sub>	RTC <sub>N14</sub>	RTC <sub>N13</sub>	RTC <sub>N12</sub>	RTC <sub>N11</sub>	RTC <sub>N10</sub>	RTC <sub>N9</sub>	RTC <sub>N8</sub>	RTC <sub>N7</sub>	RTC <sub>N6</sub>	RTC <sub>N5</sub>	RTC <sub>N4</sub>	RTC <sub>N3</sub>	RTC <sub>N2</sub>	RTC <sub>N1</sub>	RTC <sub>N0</sub>
<b>Bits</b>			<b>Name</b>			<b>Description</b>									
15:0			RTC <sub>N</sub>			<b>Numerator of Rate Converter Word [23:0].</b> Numerator of fraction used in the rate converter. RTC <sub>N</sub> is a 24-bit unsigned number.									

### 2.2.11 I2C\_RTCNH - Numerator of Rate Converter Word High (0x14)

- Address Offset - 0x14
- Default Value - 0x0048
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0x00\_0000:0xFF\_FFFF}  $RTC_N \geq RTC_D > 0$  - where  $RTC_N/RTC_D$  is the ratio of TV clock to a 27 MHz clock

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	RTC <sub>N23</sub>	RTC <sub>N22</sub>	RTC <sub>N21</sub>	RTC <sub>N20</sub>	RTC <sub>N19</sub>	RTC <sub>N18</sub>	RTC <sub>N17</sub>	RTC <sub>N16</sub>
<b>Bits</b>			<b>Name</b>			<b>Description</b>									
7:0			RTC <sub>N</sub> [23:18]			<b>Numerator of Rate Converter Word [23:0].</b> Numerator of fraction used in the rate converter. RTC <sub>N</sub> is a 24-bit unsigned number.									
15:8			Not Accessible			Not accessible (set to 0x0).									

### 2.2.12 I2C\_RTCDL - Denominator of Rate Converter Word Low (0x16)

- Address Offset - 0x16
- Default Value - 0x2B7D
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0x00\_0000:0xFF\_FFFF}  $RTCN \geq RTCD > 0$  - where  $RTCN/RTCD$  is the ratio of TV clock to a 27 MHz clock

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RTCD <sub>15</sub>	RTCD <sub>14</sub>	RTCD <sub>13</sub>	RTCD <sub>12</sub>	RTCD <sub>11</sub>	RTCD <sub>10</sub>	RTCD <sub>9</sub>	RTCD <sub>8</sub>	RTCD <sub>7</sub>	RTCD <sub>6</sub>	RTCD <sub>5</sub>	RTCD <sub>4</sub>	RTCD <sub>3</sub>	RTCD <sub>2</sub>	RTCD <sub>1</sub>	RTCD <sub>0</sub>
<b>Bits</b>			<b>Name</b>			<b>Description</b>									
15:0			RTCD			<b>Denominator of Rate Converter Word [23:0].</b> Denominator of fraction used in the rate converter. RTCD is a 24-bit unsigned number.									

### 2.2.13 I2C\_RTCDH - Denominator of Rate Converter Word High (0x18)

- Address Offset - 0x18
- Default Value - 0x0048
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0x00\_0000:0xFF\_FFFF}  $RTCN \geq RTCD > 0$  - where  $RTCN/RTCD$  is the ratio of TV clock to a 27 MHz clock

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	RTCD <sub>23</sub>	RTCD <sub>22</sub>	RTCD <sub>21</sub>	RTCD <sub>20</sub>	RTCD <sub>19</sub>	RTCD <sub>18</sub>	RTCD <sub>17</sub>	RTCD <sub>16</sub>
<b>Bits</b>			<b>Name</b>			<b>Description</b>									
7:0			RTCD[23:18]			<b>Numerator of Rate Converter Word [23:0].</b> Numerator of fraction used in the rate converter. RTCN is a 24-bit unsigned number.									
15:8			Not Accessible			Not accessible (set to 0x0).									

### 2.2.14 I2C\_HWIDTH - Horizontal Width (0x1A)

- Address Offset - 0x1A
- Default Value - 858d
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0:1023}

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	HWIDTH <sub>10</sub>	HWIDTH <sub>9</sub>	HWIDTH <sub>8</sub>	HWIDTH <sub>7</sub>	HWIDTH <sub>6</sub>	HWIDTH <sub>5</sub>	HWIDTH <sub>4</sub>	HWIDTH <sub>3</sub>	HWIDTH <sub>2</sub>	HWIDTH <sub>1</sub>	HWIDTH <sub>0</sub>
Bits			Name			Description									
10:0			HWIDTH			<b>Horizontal Width [10:0].</b> Used only for master mode when the FS471 is providing video control signals to the GCC. Set HWIDTH to the total number of horizontal pixels (minus 1) of the GCC video. HWIDTH = (HTOTAL - 1) If HTOTAL is greater than 1024, device must use decimation mode, in which case HWIDTH = (HTOTAL/2 - 1). Zero based.									
15:11			Not Accessible			Not accessible (set to 0x0).									

### 2.2.15 I2C\_HSYNCS - Horizontal Sync Start (0x1C)

- Address Offset - 0x1C
- Default Value - 74d
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0:1023}

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	HSYNCS <sub>10</sub>	HSYNCS <sub>9</sub>	HSYNCS <sub>8</sub>	HSYNCS <sub>7</sub>	HSYNCS <sub>6</sub>	HSYNCS <sub>5</sub>	HSYNCS <sub>4</sub>	HSYNCS <sub>3</sub>	HSYNCS <sub>2</sub>	HSYNCS <sub>1</sub>	HSYNCS <sub>0</sub>
Bits			Name			Description									
10:0			HSYNCS			<b>Horizontal Sync Start [10:0].</b> Used only for master mode when the FS471 is providing video control signals to the GCC. This value represents the GCC input horizontal sync start location in pixels prior to the start of active video (minus 1). HSYNCS = (# of pixels - 1). If HTOTAL is greater than 1024 and the device is in decimation mode, HSYNCS = (# of pixels / 2) - 1). Zero based.									
15:11			Not Accessible			Not accessible (set to 0x0).									

### 2.2.16 I2C\_HSYNCE - Horizontal Sync End (0x1E)

- Address Offset - 0x1E
- Default Value - 138d
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0:1023}

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	HSYNCE <sub>10</sub>	HSYNCE <sub>9</sub>	HSYNCE <sub>8</sub>	HSYNCE <sub>7</sub>	HSYNCE <sub>6</sub>	HSYNCE <sub>5</sub>	HSYNCE <sub>4</sub>	HSYNCE <sub>3</sub>	HSYNCE <sub>2</sub>	HSYNCE <sub>1</sub>	HSYNCE <sub>0</sub>
Bits			Name			Description									
10:0			HSYNCE			<b>Horizontal Sync End [10:0].</b> Used only for master mode when the FS471 is providing video control signals to the GCC. This value represents the GCC input horizontal sync end location in pixels prior to the start of active video (minus 1). HSYNCE = (# of pixels - 1). If HTOTAL is greater than 1024 and the device is in decimation mode, HSYNCE = (# of pixels / 2) - 1). Zero based.									
15:11			Not Accessible			Not accessible (set to 0x0).									

### 2.2.17 I2C\_SHP - Flicker Filter Sharpness (0x20)

- Address Offset - 0x20
- Default Value - 0d
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0:31} Provides 0 to 31/16 (aprox. 6 dB) joint horizontal and vertical high frequency boost

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	SHP <sub>4</sub>	SHP <sub>3</sub>	SHP <sub>2</sub>	SHP <sub>1</sub>	SHP <sub>0</sub>
Bits			Name			Description									
4:0			SHP			<b>Flicker Filter Sharpness [4-0].</b> SHP accentuates the joint high vertical/high horizontal frequencies to sharpen edges. SHP is an unsigned number. <b>Note:</b> The flicker filter and sharpness filter are not implemented or necessary for vertical scaling factors of two or greater.									
15:5			Not Accessible			Not accessible (set to 0x0).									

### 2.2.18 I2C\_FLK - Flicker Filter Coefficient (0x22)

- Address Offset - 0x22
- Default Value - 12d
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0: 16} Provides 0 to 16/16 coefficient

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	FLK <sub>4</sub>	FLK <sub>3</sub>	FLK <sub>2</sub>	FLK <sub>1</sub>	FLK <sub>0</sub>
<b>Bits</b> <b>Name</b> <b>Description</b>															
4:0		FLK		<b>Flicker Filter Coefficient [4:0].</b> Provides a weighting factor for flicker filter. FLK is an unsigned number. <b>Note:</b> The flicker filter and sharpness filter are not implemented or necessary for vertical scaling factors of two or greater.											
15:5		Not Accessible		Not accessible (set to 0x0).											

### 2.2.19 I2C\_GPIO - General Purpose Input Outputs (0x24)

- Address Offset - 0x24
- Default Value - 0000000XXXXXXXXXb
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO_OE <sub>15</sub>	GPIO_OE <sub>14</sub>	GPIO_OE <sub>13</sub>	GPIO_OE <sub>12</sub>	GPIO_OE <sub>11</sub>	GPIO_OE <sub>10</sub>	GPIO <sub>9</sub>	GPIO <sub>8</sub>	GPIO <sub>7</sub>	GPIO <sub>6</sub>	GPIO <sub>5</sub>	GPIO <sub>4</sub>	GPIO <sub>3</sub>	GPIO <sub>2</sub>	GPIO <sub>1</sub>	GPIO <sub>0</sub>
<b>Bits</b> <b>Name</b> <b>Description</b>															
4:0		GPIO[8:0]		<b>General Purpose I/O.</b> Register writes to and reads from GPIO pins. If corresponding OE controls are set, GPIO reads contain the same data as previously written. If OE controls are cleared, GPIO reads copy the external pin input values.											
15:9		GPIO_OE[6:0]		<b>General Purpose Output Enable.</b> Enables GPIO register contents to the corresponding pin outputs. GPIO_OE6 enables GPIO8:6.											

**2.2.20 (0x26) Reserved**

**2.2.21 (0x28) Reserved**

**2.2.22 (0x2A) Reserved**

**2.2.23 (0x2C) Reserved**

**2.2.24 I2C\_PART - Part Identification Number (0x2E)**

- Address Offset - 0x2E
- Default Value - 0xFE07
- Attribute - R
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID <sub>15</sub>	ID <sub>14</sub>	ID <sub>13</sub>	ID <sub>12</sub>	ID <sub>11</sub>	ID <sub>10</sub>	ID <sub>9</sub>	ID <sub>8</sub>	ID <sub>7</sub>	ID <sub>6</sub>	ID <sub>5</sub>	ID <sub>4</sub>	ID <sub>3</sub>	ID <sub>2</sub>	ID <sub>1</sub>	ID <sub>0</sub>
Bits		Name		Description											
15:0		ID		<b>Part Number [15:0].</b> Identifies the part identification number for software ID purposes.											

### 2.2.25 I2C\_SP - Status Port (0x30)

- Address Offset - 0x30
- Default Value - N/A
- Attribute - R
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	FIFO_ST	CACQ_ST
Bits			Name			Description										
0			CACQ_ST			<b>Counter Acquire Status.</b> Status of TV Counter Acquisition (equals 1b if re-acquired). Refer to the CR register to clear.										
1			FIFO_ST			<b>FIFO Status.</b> Output FIFO status (equals 1b if over/under flowed). Refer to the CR register to clear.										
7:2			Reserved			Reserved (set to 0x0).										
14:8			Not Accessible			Not accessible (set to 0x0).										
15			Reserved			Reserved (set to 0x0).										

### 2.2.26 I2C\_FFO - FIFO Status Port (0x32)

- Address Offset - 0x32
- Default Value - N/A
- Attribute - R
- Size - 16 bits
- Allowed Range - {0: 255}

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FFOH <sub>7</sub>	FFOH <sub>6</sub>	FFOH <sub>5</sub>	FFOH <sub>4</sub>	FFOH <sub>3</sub>	FFOH <sub>2</sub>	FFOH <sub>1</sub>	FFOH <sub>0</sub>	FFOL <sub>7</sub>	FFOL <sub>6</sub>	FFOL <sub>5</sub>	FFOL <sub>4</sub>	FFOL <sub>3</sub>	FFOL <sub>2</sub>	FFOL <sub>1</sub>	FFOL <sub>0</sub>
Bits		Name		Description											
7:0		FFOL[7:0]		<b>FIFO Status Port Full [7:0].</b> This register indicates half the peak excursion of FIFO memory write address minus read address (multiply by eight to get the number of pixels). Relevant to over-run. Unsigned number. Refer to the CR register to clear.											
15:8		FFOH[7:0]		<b>FIFO Status Port Empty [7:0].</b> This register indicates half the peak excursion of FIFO memory read address minus write address (multiply by eight to get the number of pixels). Relevant to under-run. Unsigned number. Refer to the CR register to clear.											

**Note:** *FIFO Status: FS471 does not have a frame memory, so the scaled input data rate and the output data rates are the same. The FIFO compensates during the asynchronous horizontal blanking interval of the input and output.*

*If a data over-run occurs, the FIFO data over-run flag is set.*

### 2.2.27 I2C\_FFO\_LAT - FIFO Latency (0x34)

- Address Offset - 0x34
- Default Value - 130d
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0: 511}

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	FFO_LAT <sub>8</sub>	FFO_LAT <sub>7</sub>	FFO_LAT <sub>6</sub>	FFO_LAT <sub>5</sub>	FFO_LAT <sub>4</sub>	FFO_LAT <sub>3</sub>	FFO_LAT <sub>2</sub>	FFO_LAT <sub>1</sub>	FFO_LAT <sub>0</sub>
Bits			Name			Description									
8:0			FFO_LAT			<b>FIFO Latency [8:0].</b> Multiple of output clock cycles between the initiation of VGA writes to the FIFO memory and the TV reads from it. Multiply by eight to get the number of 27 MHz TV clock delays, or by four to get the number of 13.5 MHz TV pixel delays.									
15:9			Not Accessible			Not accessible (set to 0x0).									

**Table 2.1** FIFO Latency

VSC Range	FFO_LAT
0.5 to 1	0x60 (96d)
1 to 2	0x140 (320d)
2 to 4	0x1A0 (416d)

**Note:** The values in [Table 2.1](#) are recommendations that should be acceptable in the majority of cases. It's recommended to set and clear bit 6 of (0x0C) and then read bit 1 of 0x30 to verify that there is no overflow condition.

### 2.2.28 I2C\_VWIDTH - Vertical Width (0x36)

- Address Offset - 0x36
- Default Value - 525d
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0: 1023}

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	VWIDTH <sub>10</sub>	VWIDTH <sub>9</sub>	VWIDTH <sub>8</sub>	VWIDTH <sub>7</sub>	VWIDTH <sub>6</sub>	VWIDTH <sub>5</sub>	VWIDTH <sub>4</sub>	VWIDTH <sub>3</sub>	VWIDTH <sub>2</sub>	VWIDTH <sub>1</sub>	VWIDTH <sub>0</sub>
<b>Bits</b>		<b>Name</b>		<b>Description</b>											
10:0		VWIDTH		<b>Vertical Width [10:0].</b> Used only for master mode when the FS471 is providing video control signals to the GCC. Set VWIDTH to the total number of vertical lines (minus 1) of the GCC video: $VWIDTH = (VTOTAL - 1)$ . If VTOTAL is greater than 1024, then the device must use decimation mode, in which case $VWIDTH = (VTOTAL/2 - 1)$ . Zero based.											
15:11		Not Accessible		Not accessible (set to 0x0).											

### 2.2.29 I2C\_VSYNCS - Vertical Sync Start (0x38)

- Address Offset - 0x38
- Default Value - 42d
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0: 1023}

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	VSYNCS <sub>10</sub>	VSYNCS <sub>9</sub>	VSYNCS <sub>8</sub>	VSYNCS <sub>7</sub>	VSYNCS <sub>6</sub>	VSYNCS <sub>5</sub>	VSYNCS <sub>4</sub>	VSYNCS <sub>3</sub>	VSYNCS <sub>2</sub>	VSYNCS <sub>1</sub>	VSYNCS <sub>0</sub>
Bits			Name		Description										
10:0			VSYNCS		<b>Vertical Width [10:0].</b> Used only for master mode when the FS471 is providing video control signals to the GCC. Set VWIDTH to the total number of vertical lines (minus 1) of the GCC video: VWIDTH = (VTOTAL - 1). If VTOTAL is greater than 1024, then the device must use decimation mode, in which case VWIDTH = (VTOTAL/2 - 1). Zero based.										
15:11			Not Accessible		Not accessible (set to 0x0).										

### 2.2.30 I2C\_VSYNCE - Vertical Sync End (0x3A)

- Address Offset - 0x3A
- Default Value - 45d
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0: 1024}

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	VSYNCE <sub>10</sub>	VSYNCE <sub>9</sub>	VSYNCE <sub>8</sub>	VSYNCE <sub>7</sub>	VSYNCE <sub>6</sub>	VSYNCE <sub>5</sub>	VSYNCE <sub>4</sub>	VSYNCE <sub>3</sub>	VSYNCE <sub>2</sub>	VSYNCE <sub>1</sub>	VSYNCE <sub>0</sub>
Bits			Name		Description										
10:0			VSYNCE		<b>Vertical Sync End [10:0].</b> Used only for master mode when the FS471 is providing video control signals to the GCC. This value represents GCC input vertical sync end location in lines prior to the start of active video (minus 1). VSYNCE = (# of Lines - 1). If VTOTAL is greater than 1024 and the device is in decimation mode, VSYNCE = [(# of Lines / 2) - 1]. Zero based.										
15:11			Not Accessible		Not accessible (set to 0x0).										

### 2.2.31 I2C\_VID\_CNTL0 - Video Control 0 (0x3C)

- Address Offset - 0x3C
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	OBIN_USIG	Not Accessible	Not Accessible	BLANK_INV	FIELD_INV	VSYNC_INV	HSYNC_INV	INT_PROG	FIELD_MS	Not Accessible	Not Accessible	Not Accessible	MATRIX_BYP	Not Accessible	VID_MODE
Bits			Name			Description									
0			VID_MODE			<b>Video Output Mode.</b> Refer to <a href="#">Table 2.6</a> .									
1			Not Accessible			Not accessible (set to 0x0).									
2			MATRIX_BYP			<b>Matrix Bypass.</b> When set, bypasses the RGB to YUV matrix. Refer to <a href="#">Table 2.6</a> .									
5:3			Not Accessible			Not accessible (set to 0x0).									
6			FIELD_MS			<b>Field Master or Slave.</b> Set to 1b to enable the field output (master mode only). When cleared, the incoming field is determined by the incoming HSYNC and VSYNC phase relationship.									
7			INT_PROG			Set to 1b to enable the field output (master mode only).									
8			HSYNC_INV			<b>Horizontal Sync Invert.</b> When set, inverts the polarity of the incoming HSync.									
9			VSYNC_INV			<b>Vertical Sync Invert.</b> When set, inverts the polarity of the incoming VSync.									
10			FIELD_INV			<b>Field Invert.</b> When set, inverts the polarity of the incoming field. <b>Note:</b> Dependency with register 0x3E.									
11			BLANK_INV			<b>Blank Invert.</b> When set, inverts the polarity of the incoming blank.									
13:12			Not Accessible			Not accessible (set to 0x0).									
14			OBIN_USIG			<b>Offset Binary or Unsigned.</b> When set, RED_SCL, GRN_SCL, and BLU_SCL process input data in the YCrCb offset binary format. If clear, input data is scaled in the RGB unsigned format. Refer to <a href="#">Table 2.6</a> .									
15			Not Accessible			Not accessible (set to 0x0).									

**Table 2.6 Video Output Modes**

Video Output Mode	VID_MODE	DAC_AMUX	DAC_BMUX	Encoder Mode	DAC A	DAC B
Composite	0	0	0	Normal	CVBS	GND
Composite	0	0	1	Normal	CVBS	CVBS
Composite	0	1	0	Normal	GND	GND
Composite	0	1	1	Normal	GND	CVBS
S-Video	1	0	0	Normal	Y	C
S-Video	1	0	1	Normal	Y	Y
S-Video	1	1	0	Normal	C	C
S-Video	1	1	1	Normal	C	Y

**2.2.32 I2C\_FLD\_DLY - Field Delay Value (0x3E)**

- Address Offset - 0x3E
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FIELD_DLY_INV	Not Accessible	Not Accessible	Not Accessible	Not Accessible	FIELD_DLY <sub>10</sub>	FIELD_DLY <sub>9</sub>	FIELD_DLY <sub>8</sub>	FIELD_DLY <sub>7</sub>	FIELD_DLY <sub>6</sub>	FIELD_DLY <sub>5</sub>	FIELD_DLY <sub>4</sub>	FIELD_DLY <sub>3</sub>	FIELD_DLY <sub>2</sub>	FIELD_DLY <sub>1</sub>	FIELD_DLY <sub>0</sub>
<b>Bits</b>		<b>Name</b>				<b>Description</b>									
10:0		FIELD_DLY[10:0]				<b>Field Delay Value.</b> Used only for master mode when the FS471 is providing video control signals to the GCC. Delays the transition of the field output from the timing generator, by this value in input lines. <b>Note:</b> If set to zero, the video field invert control (bit 10 in register 0x3C) is enabled for this output and the field delay output functionality becomes FIELD_DLY_INV XOR FIELD_INV.									
11:14		Not Accessible				Not accessible (set to 0x0).									
15		FIELD_DLY_INV				<b>Field Delay Invert.</b> Delays the transition of the field output by an entire field by inverting it. Refer to the FIELD_DLY[10:0] note.									

### 2.2.33 ENC\_CHR\_FREQ0 - Chroma Sub-Carrier Frequency Low (0x40)

- Address Offset - 0x40
- Default Value - 0x7C1F
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CHR_FREQ <sub>15</sub>	CHR_FREQ <sub>14</sub>	CHR_FREQ <sub>13</sub>	CHR_FREQ <sub>12</sub>	CHR_FREQ <sub>11</sub>	CHR_FREQ <sub>10</sub>	CHR_FREQ <sub>9</sub>	CHR_FREQ <sub>8</sub>	CHR_FREQ <sub>7</sub>	CHR_FREQ <sub>6</sub>	CHR_FREQ <sub>5</sub>	CHR_FREQ <sub>4</sub>	CHR_FREQ <sub>3</sub>	CHR_FREQ <sub>2</sub>	CHR_FREQ <sub>1</sub>	CHR_FREQ <sub>0</sub>
<b>Bits</b> <b>Name</b> <b>Description</b>															
15:0		CHR_FREQ		<b>Chroma Sub-Carrier Frequency.</b> Sets the sub-carrier frequency according to the equation shown in the note that follows. Refer to Table 2-8 for suggested register values and the bit order (15:0).											

**Note:**

$$CHR\_FREQ = \left( \frac{\text{Subcarrier}}{27 \text{ MHz}} \right) * 2^{32}$$

Where:

NTSC Subcarrier = 3.57954545

PAL Subcarrier = 4.43361875

### 2.2.34 ENC\_CHR\_FREQ2 - Chroma Sub-Carrier Frequency High (0x42)

- Address Offset - 0x42
- Default Value - 0x21F0
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CHR_FREQ <sub>31</sub>	CHR_FREQ <sub>30</sub>	CHR_FREQ <sub>29</sub>	CHR_FREQ <sub>28</sub>	CHR_FREQ <sub>27</sub>	CHR_FREQ <sub>26</sub>	CHR_FREQ <sub>25</sub>	CHR_FREQ <sub>24</sub>	CHR_FREQ <sub>23</sub>	CHR_FREQ <sub>22</sub>	CHR_FREQ <sub>21</sub>	CHR_FREQ <sub>20</sub>	CHR_FREQ <sub>19</sub>	CHR_FREQ <sub>18</sub>	CHR_FREQ <sub>17</sub>	CHR_FREQ <sub>16</sub>
Bits			Name			Description									
15:0			CHR_FREQ			<b>Chroma Sub-Carrier Frequency.</b> Sets the sub-carrier frequency according to the equation shown in the note under paragraph 2.2.33. Refer to Table 2-8 for suggested register values and the bit order (31:15).									

### 2.2.35 ENC\_CHR\_PHASE - Chroma Phase (0x44)

- Address Offset - 0x44
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	CHR_PHASE <sub>7</sub>	CHR_PHASE <sub>6</sub>	CHR_PHASE <sub>5</sub>	CHR_PHASE <sub>4</sub>	CHR_PHASE <sub>3</sub>	CHR_PHASE <sub>2</sub>	CHR_PHASE <sub>1</sub>	CHR_PHASE <sub>0</sub>
Bits			Name			Description									
15:0			CHR_PHASE			<b>Pre-Set Sub-Carrier Phase [7:0].</b> Value for pre-set sub-carrier phase (only the upper 8 bits are programmable. The lower 24 bits equal 0x0). The angle is $CHR\_PHASE/256*360$ and is normally zero.									

### 2.2.36 ENC\_MISC - Encoder Miscellaneous Registers 0 and 1 (0x46)

- Address Offset - 0x46
- Default Value - 0x0900
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	YC_DELAY <sub>2</sub>	YC_DELAY <sub>1</sub>	YC_DELAY <sub>0</sub>	CVBS_EN	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	CLRBAR	BYPCLP
Bits			Name		Description										
0			BYPCLP		<b>Bypass Y Clamp.</b> Allows for non-standard range of luma on Y-inputs. 0b = the luma expected range [16:235], and clamped to this range. 1b = luma is expected in range [0:255] and no clamping is performed.										
1			CLRBAR		<b>Color Bar Mode.</b> Causes the YC inputs in the encoder to be ignored and forces a color bar pattern onto the input. The color bar pattern is a repeating sequence of eight colors at 75% amplitude and 100% saturation. The color bars are based on input HSYNC and VSYNC if these signals are present. If HSYNC and VSYNC signals are not provided, the color bar generator creates its own SYNC reference.										
7:2			Reserved		Reserved (set to 0x0).										
8			CVBS_EN		<b>CVBS Enable.</b> Enables composite and luma outputs. No need to change for the FS471. (1b = CVBS enabled).										
11:9			YC_DELAY[2:0]		<b>YC Delay.</b> Relative pipeline delay between luma and chroma outputs (4=0 clock; 0=luma lags chroma by 4 clocks; 7=chroma lags luma by 3 clocks).										
15:12			Reserved		Reserved (set to 0x0).										

### 2.2.37 ENC\_RGB\_YUV - Chroma Gain and Bandwidth Control (0x48)

- Address Offset - 0x48
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Reserved	Reserved	Reserved	Reserved	CHR_BW <sub>1</sub>	Reserved	COMP_GAIN <sub>1</sub>	COMP_GAIN <sub>0</sub>
<b>Bits</b>		<b>Name</b>				<b>Description</b>									
1:0		COMP_GAIN[1:0]				<b>Composite Chroma Gain.</b> Percentage of chroma used in composite output. 00b = 100% 01b = 25% 10b = 50% 11b = 75%									
2		Reserved				Reserved									
3		CHR_BW[1]				<b>Chroma Filter Bandwidth Control.</b> 00b = Composite 01b = Wide (NTSC S-Video) 10b = Extra wide (PAL S-Video) <b>Note:</b> One of two bits controlling chroma. For bit 0, refer to register 0x7E (ENC_UV_STUFF).									
7:4		Reserved				Reserved									
15:8		Not Accessible				Not accessible (set to 0x0).									

### 2.2.38 ENC\_HSYNC\_W - Horizontal Sync Width (0x4A)

- Address Offset - 0x4A
- Default Value - 0xXX7Eh
- Attribute - R/W
- Size - 16 bits
- Allowed Range -  $16d < ENC\_HSYNC\_W < (\text{active line} + \text{front porch} + \text{back porch})$

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	HSYNC_WID <sub>7</sub>	HSYNC_WID <sub>6</sub>	HSYNC_WID <sub>5</sub>	HSYNC_WID <sub>4</sub>	HSYNC_WID <sub>3</sub>	HSYNC_WID <sub>2</sub>	HSYNC_WID <sub>1</sub>	Not Accessible
Bits			Name			Description									
0			Not Accessible			Not accessible.									
2			HSYNC_WID[7:1]			<b>HSync Width.</b> Width of HSync in 27 MHz clocks (LSB bit 0 is tied to zero).									
15:8			Not Accessible			Not accessible.									

### 2.2.39 ENC\_BRST\_W - Burst Width (0x4C)

- Address Offset - 0x4C
- Default Value - 0xXX44 (68d)
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0:127}

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Reserved	BURST_WID <sub>6</sub>	BURST_WID <sub>5</sub>	BURST_WID <sub>4</sub>	BURST_WID <sub>3</sub>	BURST_WID <sub>2</sub>	BURST_WID <sub>1</sub>	BURST_WID <sub>0</sub>
Bits			Name			Description									
6:0			BURST_WID[6:0]			<b>Burst Width.</b> Width of the SDTV color burst in 27 MHz clocks. <b>Note:</b> HSYNC_WID plus BURST_WID must be a multiple of four clocks and less than $\frac{3}{4}$ total line width.									
7			Reserved			Reserved.									
15:8			Not Accessible			Not accessible.									

### 2.2.40 ENC\_BP\_LOC - Back Porch Width (0x4E)

- Address Offset - 0x4E
- Default Value - 0xXX76
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0:256}, burst width + breezeway + 16d < BP\_LOC

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	BPORCH <sub>7</sub>	BPORCH <sub>6</sub>	BPORCH <sub>5</sub>	BPORCH <sub>4</sub>	BPORCH <sub>3</sub>	BPORCH <sub>2</sub>	BPORCH <sub>1</sub>	Reserved
<b>Bits</b>			<b>Name</b>			<b>Description</b>										
0			Reserved			Reserved.										
7:1			BPORCH[7:1]			<b>Burst Width.</b> Width of the SDTV color burst in 27 MHz clocks. <b>Note:</b> HSYNC_WID plus BURST_WID must be a multiple of four clocks and less than ¾ total line width.										
15:8			Not Accessible			Not accessible.										

### 2.2.41 ENC\_CB\_B\_LVL - Cb Burst Amplitude, Cr Burst Amplitude (0x50)

- Address Offset - 0x50
- Default Value - 0x003B
- Attribute - R/W
- Size - 16 bits
- Allowed Range - 8 bit two's complement {-128:127}

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CR_BURST <sub>7</sub>	CR_BURST <sub>6</sub>	CR_BURST <sub>5</sub>	CR_BURST <sub>4</sub>	CR_BURST <sub>3</sub>	CR_BURST <sub>2</sub>	CR_BURST <sub>1</sub>	CR_BURST <sub>0</sub>	CB_BURST <sub>7</sub>	CB_BURST <sub>6</sub>	CB_BURST <sub>5</sub>	CB_BURST <sub>4</sub>	CB_BURST <sub>3</sub>	CB_BURST <sub>2</sub>	CB_BURST <sub>1</sub>	CB_BURST <sub>0</sub>
<b>Bits</b>			<b>Name</b>			<b>Description</b>									
7:0			CB_BURST[7:0]			<b>Cb Burst Amplitude Setting.</b> Range {-127:127} normally positive.									
15:8			CR_BURST[7:0]			<b>Cr Burst Amplitude Setting.</b> Range {-127:127} normally positive.									

### 2.2.42 ENC\_SLV\_CNTL - Encoder Slave Control (0x52)

- Address Offset - 0x52
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SLV_THRS	SLV_MOD
<b>Bits</b>			<b>Name</b>			<b>Description</b>									
0			SLV_MOD			<b>Slave Mode.</b> Enable bit for full slave mode timing. Note that this bit is typically set to one. This does not enable partial slave mode and should be cleared unless full slave mode operation is required.									
1			SLV_THRS			<b>Slave Mode Threshold.</b> Controls the threshold at which the encoder begins the horizontal line adjustments (0=0 line, 1=30 line).									
7:2			Reserved			Reserved.									
15:8			Not Accessible			Not accessible.									

### 2.2.43 ENC\_BLACK\_LVL - Black Level (0x54)

- Address Offset - 0x54
- Default Value - 0x4602
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0:1023}

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BLACK_LVL <sub>9</sub>	BLACK_LVL <sub>8</sub>	BLACK_LVL <sub>7</sub>	BLACK_LVL <sub>6</sub>	BLACK_LVL <sub>5</sub>	BLACK_LVL <sub>4</sub>	BLACK_LVL <sub>3</sub>	BLACK_LVL <sub>2</sub>	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	BLACK_LVL <sub>1</sub>	BLACK_LVL <sub>0</sub>
<b>Bits</b>			<b>Name</b>			<b>Description</b>									
1:0			BLACK_LVL[1:0]			<b>Black Level.</b> Used to create the SDTV setup value. <i>Value must be greater than ENC_BLANK_LVL.</i>									
7:2			Reserved			Reserved.									
15:8			BLACK_LVL[9:2]			<b>Black Level.</b> Used to create the SDTV setup value. <i>Value must be greater than ENC_BLANK_LVL.</i>									

### 2.2.44 ENC\_BLANK\_LVL - Blank Level (0x56)

- Address Offset: - 0x56
- Default Value: - 0x3C00
- Attribute: - R/W
- Size: - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BLANK_LVL <sub>9</sub>	BLANK_LVL <sub>8</sub>	BLANK_LVL <sub>7</sub>	BLANK_LVL <sub>6</sub>	BLANK_LVL <sub>5</sub>	BLANK_LVL <sub>4</sub>	BLANK_LVL <sub>3</sub>	BLANK_LVL <sub>2</sub>	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	BLANK_LVL <sub>1</sub>	BLANK_LVL <sub>0</sub>
Bits		Name		Description											
1:0		BLANK_LVL[1:0]		Blank Level. Used to create the SDTV setup value during non-VBI.											
7:2		Reserved		Reserved.											
15:8		BLANK_LVL[9:2]		Blank Level. Used to create the SDTV setup value during non-VBI.											

### 2.2.45 (0x58) Reserved

### 2.2.46 (0x5A) Reserved

### 2.2.47 (0x5C) Reserved

**2.2.48 ENC\_NUM\_LINEL - Number of Lines (0x5E)**

- Address Offset - 0x5E
- Default Value - 0x8301
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NUM_LINES <sub>9</sub>	NUM_LINES <sub>8</sub>	NUM_LINES <sub>7</sub>	NUM_LINES <sub>6</sub>	NUM_LINES <sub>5</sub>	NUM_LINES <sub>4</sub>	NUM_LINES <sub>3</sub>	NUM_LINES <sub>2</sub>	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	NUM_LINES <sub>1</sub>	NUM_LINES <sub>0</sub>
Bits			Name			Description									
1:0			NUM_LINES[1:0]			<p><b>Number of Lines.</b> Number of lines in a frame. Set to 525 for NTSC mode and 625 for PAL mode.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>NUM_LINES modulo 4 must equal 1.</li> <li>For VSYNC5 = 0:               <ol style="list-style-type: none"> <li>If 1ST_LINE &gt;20d, NUM_LINES must be greater than 2*(1ST_LINE + 18d).</li> <li>If 1ST_LINE &lt;20d, NUM_LINES must be greater than or equal to 77d.</li> </ol> </li> <li>For VYSNC5 = 1:               <ol style="list-style-type: none"> <li>If 1STt_LINE &gt;22d, NUM_LINES must be greater than 2*(1st_LINE + 18d).</li> <li>If 1ST_LINE &lt; 22d, NUM_LINES must be greater than or equal to 81.                   <ul style="list-style-type: none"> <li>• VSYNC5 – Refer to register 0x7E for details.</li> <li>• 1ST_LINE – Refer to register 0x7A for details.</li> </ul> </li> </ol> </li> </ol>									
7:2			Reserved			Reserved.									
15:8			NUM_LINES[9:2]			<p><b>Number of Lines.</b> Number of lines in a frame. Note that an odd number implies an interlaced image and an even number implies a progressive image.</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>NUM_LINES modulo 4 must equal 1.</li> <li>For VSYNC5 = 0:               <ol style="list-style-type: none"> <li>If 1ST_LINE &gt;20d, NUM_LINES must be greater than 2*(1ST_LINE + 18d).</li> <li>If 1ST_LINE &lt;20d, NUM_LINES must be greater than or equal to 77d.</li> </ol> </li> <li>For VYSNC5 = 1:               <ol style="list-style-type: none"> <li>If 1STt_LINE &gt;22d, NUM_LINES must be greater than 2*(1st_LINE + 18d).</li> <li>If 1ST_LINE &lt; 22d, NUM_LINES must be greater than or equal to 81.                   <ul style="list-style-type: none"> <li>• VSYNC5 – Refer to register 0x7E for details.</li> <li>• 1ST_LINE – Refer to register 0x7A for details</li> </ul> </li> </ol> </li> </ol>									

**2.2.49 (0x60) Reserved**

**2.2.50 (0x62) Reserved**

### 2.2.51 ENC\_WHITE\_LVLL - White Level (0x64)

- Address Offset - 0x64
- Default Value - 0xC800
- Attribute - R/W
- Size - 16 bits
- Allowed Range - {0:1023}, Must be greater than ENC\_BLACK\_LVLL(54) and ENC\_BLANK\_LVLL(56)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WHITE_LVL <sub>9</sub>	WHITE_LVL <sub>8</sub>	WHITE_LVL <sub>7</sub>	WHITE_LVL <sub>6</sub>	WHITE_LVL <sub>5</sub>	WHITE_LVL <sub>4</sub>	WHITE_LVL <sub>3</sub>	WHITE_LVL <sub>2</sub>	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	WHITE_LVL <sub>1</sub>	WHITE_LVL <sub>0</sub>
<b>Bits</b>			<b>Name</b>			<b>Description</b>									
1:0			WHITE_LVL[1:0]			<b>White Level.</b> SDTV white level amplitude.									
7:2			Reserved			Reserved.									
15:8			WHITE_LVL[9:2]			<b>White Level.</b> SDTV white level amplitude.									

### 2.2.52 ENC\_CB\_GAIN - Cb, Cr Color Saturation (0x66)

- Address Offset - 0x66
- Default Value - 0x8989
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CR_GAIN <sub>7</sub>	CR_GAIN <sub>6</sub>	CR_GAIN <sub>5</sub>	CR_GAIN <sub>4</sub>	CR_GAIN <sub>3</sub>	CR_GAIN <sub>2</sub>	CR_GAIN <sub>1</sub>	CR_GAIN <sub>0</sub>	CB_GAIN <sub>7</sub>	CB_GAIN <sub>6</sub>	CB_GAIN <sub>5</sub>	CB_GAIN <sub>4</sub>	CB_GAIN <sub>3</sub>	CB_GAIN <sub>2</sub>	CB_GAIN <sub>1</sub>	CB_GAIN <sub>0</sub>
<b>Bits</b>			<b>Name</b>			<b>Description</b>									
7:0			CB_GAIN[7:0]			<b>Cb Color Saturation Control.</b> (1 LSB = 1/128). <b>Note:</b> Varying relative gains between CB and CR can modify Tint.									
15:8			CR_GAIN[7:0]			<b>Cr Color Saturation Control.</b> (1 LSB = 1/128). <b>Note:</b> Varying relative gains between CB and CR can modify Tint.									

### 2.2.53 (0x68) Reserved

**2.2.54 ENC\_TINT - Tint (0x6A)**

- Address Offset - 0x6A
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	TINT <sub>7</sub>	TINT <sub>6</sub>	TINT <sub>5</sub>	TINT <sub>4</sub>	TINT <sub>3</sub>	TINT <sub>2</sub>	TINT <sub>1</sub>	TINT <sub>0</sub>
Bits		Name		Description											
7:0		TINT[7:0]		<b>Tint Adjustment on Chroma.</b> Also called Hue. Normally 0x0. Modifies tint by adding phase offset to sub-carrier.											
15:8		Not Accessible		Not accessible (set to 0x0).											

**2.2.55 (0x6C) Reserved**

**2.2.56 (0x6E) Reserved**

### 2.2.57 ENC\_BRZ\_WAY - Width of Breezeway, Front Porch (0x70)

- Address Offset - 0x70
- Default Value - 0x2016
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	Reserved	FR_PORCH <sub>5</sub>	FR_PORCH <sub>4</sub>	FR_PORCH <sub>3</sub>	FR_PORCH <sub>2</sub>	FR_PORCH <sub>1</sub>	Reserved	Reserved	Reserved	Reserved	BR_WAY <sub>4</sub>	BR_WAY <sub>3</sub>	BR_WAY <sub>2</sub>	BR_WAY <sub>1</sub>	BR_WAY <sub>0</sub>
Bits	Name		Description												
4:0	BR_WAY[4:0]		<b>Width of Breezeway.</b> Width of breezeway in 27 MHz clocks.												
6:4	Reserved		Reserved.												
8	Reserved		Reserved (set to 0x0).												
13:9	FR_PORCH[5:1]		<b>Front Porch.</b> Width of front porch in 27 MHz clocks (LSB bit 0 tied to zero). <b>Note:</b> 1. FR_PORCH must be > 8d. 2. LSB (Bit 0) is forced to zero. (Default value is 32d but reads as 16d).												
15:14	Reserved		Reserved.												

### 2.2.58 (0x72) Reserved

### 2.2.59 (0x74) Reserved

### 2.2.60 (0x76) Reserved

### 2.2.61 ENC\_ACT\_LINEL - Active Video Line Pixels (0x78)

- Address Offset - 0x78
- Default Value - 0xB400
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ACT_LINE <sub>10</sub>	ACT_LINE <sub>9</sub>	ACT_LINE <sub>8</sub>	ACT_LINE <sub>7</sub>	ACT_LINE <sub>6</sub>	ACT_LINE <sub>5</sub>	ACT_LINE <sub>4</sub>	ACT_LINE <sub>3</sub>	Reserved	Reserved	Reserved	Reserved	Reserved	ACT_LINE <sub>2</sub>	ACT_LINE <sub>1</sub>	ACT_LINE <sub>0</sub>
<b>Bits</b>			<b>Name</b>			<b>Description</b>									
2:0			ACT_LINE[2:0]			<b>Active Video Line.</b> Number of 27 MHz clocks in active video line (1440 setting refers to 720 of luma pixels and 720 chroma (Cb and Cr) pixels; the LSB bits [1:0] are tied to zero).									
7:3			Reserved			Reserved.									
15:8			ACT_LINE[10:3]			<b>Active Video Line.</b> Number of 27 MHz clocks in active video line (1440 setting refers to 720 of luma pixels and 720 chroma (Cb and Cr) pixels; the LSB bits [1:0] are tied to zero).									

### 2.2.62 ENC\_VLINE\_1 - First Video Line (0x7A)

- Address Offset - 0x7A
- Default Value - 0xXX15
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	IST_LINE <sub>7</sub>	IST_LINE <sub>6</sub>	IST_LINE <sub>5</sub>	IST_LINE <sub>4</sub>	IST_LINE <sub>3</sub>	IST_LINE <sub>2</sub>	IST_LINE <sub>1</sub>	IST_LINE <sub>0</sub>
<b>Bits</b>			<b>Name</b>			<b>Description</b>									
7:0			IST_LINE[7:0]			<b>First Line of Video.</b> Line number for the first line of video in a field. Setting to N causes lines 0 to (N-1) to be blanked, with line N being the first active video line. <b>Note:</b> < If VSYNC5 = 1, 8d < IST_LINE < If VSYNC5 = 0, 10d < IST_LINE\ Refer to Register 0x7E for VSYNC5.									
15:8			Not Accessible			Not accessible.									

### 2.2.63 ENC\_SFT\_RST - Encoder Version, Encoder Soft Reset (0x7C)

- Address Offset - 0x7C
- Default Value - 0x2000
- Attribute - [15-8] = R [7-0] = R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ENC_VER <sub>7</sub>	ENC_VER <sub>6</sub>	ENC_VER <sub>5</sub>	ENC_VER <sub>4</sub>	ENC_VER <sub>3</sub>	ENC_VER <sub>2</sub>	ENC_VER <sub>1</sub>	ENC_VER <sub>0</sub>	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SOFT_RST
<b>Bits</b>			<b>Name</b>			<b>Description</b>									
0			SOFT_RST			<b>Encoder Soft Reset.</b> Writing to this bit resets timing generator of the video encoder. <b>Note:</b> 1b holds reset state. SOFT_RST might be held high during register programming to prevent unexpected results at the video output.									
7:2			Reserved			Reserved.									
15:8			ENC_VER[7:0]			<b>Encoder Version Number.</b> Contains the version of the encoder. These eight bits are read-only.									

### 2.2.64 ENC\_UV\_STUFF - Miscellaneous (0x7E)

- Address Offset - 0x7E
- Default Value - 0xXX02
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	UV_ORDER	PAL_MODE	CHR_BW <sub>0</sub>	INVERT_TOP	SYS625_50	CPHASE <sub>1</sub>	CPHASE <sub>0</sub>	VSYNC5
<b>Bits</b>		<b>Name</b>		<b>Description</b>											
0		VSYNC5		<b>VSync Equalization Pulses.</b> 0b = 6. 1b = 5 VSync equalization and broad pulses.											
1		CPHASE[2:1]		<b>Resetting Period of Carrier Clock.</b> 0x0 = Every eight fields. 0x1 = Every four fields. 0x2 = Every other line. 0x3 = Once before any chroma burst and then never resets again.											
3		SYS625_50		<b>System Field Format.</b> 0b = 525 lines and 59.94 fields/sec system. 1b = 625 lines and 50 fields/sec system.											
4		INVERT_TOP		<b>Invert Field ID Polarity.</b> Inverts the polarity of the encoder's field identification signal. Normally 0b for NTSC and 1b for PAL. <b>Note:</b> When INVERT_TOP is low (NTSC), Field = 0b indicating the top field; Field = 1b indicating the bottom field. When INVERT_TOP is high (PAL), Field = 1b indicating the bottom field; Field = 1b indicating the top field.											
5		CHR_BW <sub>0</sub>		<b>Chroma Filter Bandwidth Control.</b> 00b = Composite. 01b = Wide (NTSC S-Video). 10b = Extra wide (PAL S-Video). <b>Note:</b> One of two bits controlling Chroma. Refer to RGB_YUV (0x48) for bit 1.											
6		PAL_MODE		<b>PAL or NTSC Mode.</b> 0b = NTSC. 1b = PAL.											
7		UV_ORDER		<b>UV Order.</b> Switches ordering of Cb and Cr inputs. Set to 0b.											
15:8		Not Accessible		Not accessible.											

### 2.2.65 ENC\_SYNC\_LVL - SYNC Level (0x80)

- Address Offset - 0x80
- Default Value - 0xXX48
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	SYNC_LVL <sub>7</sub>	SYNC_LVL <sub>6</sub>	SYNC_LVL <sub>5</sub>	SYNC_LVL <sub>4</sub>	SYNC_LVL <sub>3</sub>	SYNC_LVL <sub>2</sub>	SYNC_LVL <sub>1</sub>	SYNC_LVL <sub>0</sub>
Bits			Name			Description									
7:0			SYNC_LVL[7:0]			<b>Sync Level.</b> Sync level during non-VBI lines. <b>Note:</b> Value must be less than ENC_BLACK_LVL (0x54) and ENC_BLANK_LVL (0x56).									
15:8			Not Accessible			Not accessible.									

### 2.2.66 (0x82) Reserved

### 2.2.67 (0x84) Reserved

### 2.2.68 (0x86) Reserved

### 2.2.69 ENC\_VBIBL\_LVL - VBI Blank Level (0x88)

Address Offset - 0x88

Default Value - 0x4A00

Attribute - R/W

Size - 16 bits

Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
VBIBL_LVL <sub>9</sub>	VBIBL_LVL <sub>8</sub>	VBIBL_LVL <sub>7</sub>	VBIBL_LVL <sub>6</sub>	VBIBL_LVL <sub>5</sub>	VBIBL_LVL <sub>4</sub>	VBIBL_LVL <sub>3</sub>	VBIBL_LVL <sub>2</sub>	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	VBIBL_LVL <sub>1</sub>	VBIBL_LVL <sub>0</sub>
<b>Bits</b>		<b>Name</b>				<b>Description</b>									
1:0		VBIBL_LVL[1:0]				<b>VBI Blanking Level.</b> Blanking level during VBI lines.									
7:2		Not Accessible				Not accessible (set to 0x0).									
15:8		VBIBL_LVL[9:2]				<b>VBI Blanking Level.</b> Blanking level during VBI lines.									

### 2.2.70 ENC\_WSS - Wide Screen Signaling (0x8A)

- Address Offset - 0x8A
- Default Value - 0xXX07
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Reserved	WSSF1_EN	WSSF0_EN	WSS_TYPE	WSS_CLKBY	WSS_EDGE <sub>2</sub>	WSS_EDGE <sub>1</sub>	WSS_EDGE <sub>0</sub>
Bits		Name		Description											
2:0		WSS_EDGE[2:0]		<b>WSS Edge Rate Control.</b> Edge rates are proportional to the frequency of the WSS clock, but can also be scaled by the WSS_EDGE parameter. Higher numbers indicate faster rise and fall times on the WSS pulses.											
3		WSS_CLKBY		<b>WSS Clock Bypass.</b> Typically this is set to 1b in NTSC and 0b in PAL. 1b = Causes the chroma clock to be used as the WSS clock. 0b = Forces the local 12-bit WSS clock to be used.											
4		WSS_TYPE		<b>WSS Type.</b> 1b = PAL, ITU-R BT.1119-2. 0b = NTSC, EIAJ CPR-1204.											
5		WSSF0_EN		<b>WSS Field 0 Enable.</b> Enables WSS signal in Field 0.											
6		WSSF1_EN		<b>WSS Field 1 Enable.</b> Enables WSS signal in Field 1.											
7		Reserved		Reserved.											
15:8		Not Accessible		Not accessible.											

### 2.2.71 ENC\_WSS\_CLKL - WSS Clock (0x8C)

- Address Offset - 0x8C
- Default Value - 0x2F07
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WSS_CLK <sub>11</sub>	WSS_CLK <sub>10</sub>	WSS_CLK <sub>9</sub>	WSS_CLK <sub>8</sub>	WSS_CLK <sub>7</sub>	WSS_CLK <sub>6</sub>	WSS_CLK <sub>5</sub>	WSS_CLK <sub>4</sub>	Not Accessible	Not Accessible	Not Accessible	Not Accessible	WSS_CLK <sub>3</sub>	WSS_CLK <sub>2</sub>	WSS_CLK <sub>1</sub>	WSS_CLK <sub>0</sub>
<b>Bits</b>		<b>Name</b>				<b>Description</b>									
3:0		WSS_CLK[3:0]				<b>WSS Clock Frequency.</b> Calculated from: WSS clock frequency / encoder clock frequency.									
7:4		Not Accessible				Not accessible (set to 0x0).									
15:8		WSS_CLK[11:4]				<b>WSS Clock Frequency.</b> Calculated from: WSS clock frequency / encoder clock frequency.									

**Note:**  $WSS\ Clock\ Frequency = (WSS\_CLK / 2^{12}) \times (27\ MHz)$ .

### 2.2.72 ENC\_WSS\_DF1L - WSS Data Field 1 Low (0x8E)

- Address Offset - 0x8E
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WSS_DATAF1 <sub>11</sub>	WSS_DATAF1 <sub>10</sub>	WSS_DATAF1 <sub>9</sub>	WSS_DATAF1 <sub>8</sub>	WSS_DATAF1 <sub>7</sub>	WSS_DATAF1 <sub>6</sub>	WSS_DATAF1 <sub>5</sub>	WSS_DATAF1 <sub>4</sub>	Not Accessible	Not Accessible	Not Accessible	Not Accessible	WSS_DATAF1 <sub>3</sub>	WSS_DATAF1 <sub>2</sub>	WSS_DATAF1 <sub>1</sub>	WSS_DATAF1 <sub>0</sub>
<b>Bits</b>		<b>Name</b>				<b>Description</b>									
3:0		WSS_DATAF1[3:0]				<b>WSS Data for Field 1.</b> A waveform only appears when WSSF1_EN = 1.									
7:4		Not Accessible				Not accessible (set to 0x0).									
15:8		WSS_DATAF1[11:4]				<b>WSS Data for Field 1.</b> A waveform only appears when WSSF1_EN = 1.									

### 2.2.73 ENC\_WSS\_DF1H - WSS Data Field 1 High (0x90)

- Address Offset - 0x90
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	WSS_DATAF1 <sub>19</sub>	WSS_DATAF1 <sub>18</sub>	WSS_DATAF1 <sub>17</sub>	WSS_DATAF1 <sub>16</sub>	WSS_DATAF1 <sub>15</sub>	WSS_DATAF1 <sub>14</sub>	WSS_DATAF1 <sub>13</sub>	WSS_DATAF1 <sub>12</sub>
Bits			Name			Description										
7:0			WSS_DATAF1[19:12]			WSS Data for Field 1. A waveform only appears when WSSF1_EN = 1.										
15:8			Not Accessible			Not accessible.										

### 2.2.74 ENC\_WSS\_DF0L - WSS Data Field 0 Low (0x92)

- Address Offset - 0x92
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WSS_DATAF0 <sub>11</sub>	WSS_DATAF0 <sub>10</sub>	WSS_DATAF0 <sub>9</sub>	WSS_DATAF0 <sub>8</sub>	WSS_DATAF0 <sub>7</sub>	WSS_DATAF0 <sub>6</sub>	WSS_DATAF0 <sub>5</sub>	WSS_DATAF0 <sub>4</sub>	Not Accessible	Not Accessible	Not Accessible	Not Accessible	WSS_DATAF0 <sub>3</sub>	WSS_DATAF0 <sub>2</sub>	WSS_DATAF0 <sub>1</sub>	WSS_DATAF0 <sub>0</sub>
Bits			Name			Description									
3:0			WSS_DATAF0[3:0]			WSS Data for Field 0. A waveform only appears when WSSF0_EN = 1.									
7:4			Not Accessible			Not accessible (set to 0x0).									
15:8			WSS_DATAF0[11:4]			WSS Data for Field 0. A waveform only appears when WSSF0_EN = 1.									

### 2.2.75 ENC\_WSS\_DF0H - WSS Data Field 0 High (0x94)

- Address Offset - 0x94
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	WSS_DATAF0 <sub>19</sub>	WSS_DATAF0 <sub>18</sub>	WSS_DATAF0 <sub>17</sub>	WSS_DATAF0 <sub>16</sub>	WSS_DATAF0 <sub>15</sub>	WSS_DATAF0 <sub>14</sub>	WSS_DATAF0 <sub>13</sub>	WSS_DATAF0 <sub>12</sub>
Bits			Name			Description									
7:0			WSS_DATAF0[19:12]			WSS Data for Field 0. A waveform only appears when WSSF0_EN = 1.									
15:8			Not Accessible			Not accessible.									

### 2.2.76 ENC\_WSS\_LF0 - Field 0 & Field 1 Line Number (0x96)

- Address Offset - 0x96
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - TBD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WSS_LNF1 <sub>7</sub>	WSS_LNF1 <sub>6</sub>	WSS_LNF1 <sub>5</sub>	WSS_LNF1 <sub>4</sub>	WSS_LNF1 <sub>3</sub>	WSS_LNF1 <sub>2</sub>	WSS_LNF1 <sub>1</sub>	WSS_LNF1 <sub>0</sub>	WSS_LNF0 <sub>7</sub>	WSS_LNF0 <sub>6</sub>	WSS_LNF0 <sub>5</sub>	WSS_LNF0 <sub>4</sub>	WSS_LNF0 <sub>3</sub>	WSS_LNF0 <sub>2</sub>	WSS_LNF0 <sub>1</sub>	WSS_LNF0 <sub>0</sub>
Bits			Name			Description									
7:0			WSS_LNF0[7:0]			Field 0 WSS Line. Line number (relative to the previous VSync) at which the WSS data appears in Field 0.									
15:8			WSS_LNF1[7:0]			Field 1 WSS Line. Line number (relative to the previous VSync) at which the WSS data appears in Field 1.									

**2.2.77 ENC\_WSS\_LVLLL - WSS Level (0x98)**

- Address Offset - 0x98
- Default Value - 0xFF03
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WSS_LVL <sub>9</sub>	WSS_LVL <sub>8</sub>	WSS_LVL <sub>7</sub>	WSS_LVL <sub>6</sub>	WSS_LVL <sub>5</sub>	WSS_LVL <sub>4</sub>	WSS_LVL <sub>3</sub>	WSS_LVL <sub>2</sub>	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	WSS_LVL <sub>2</sub>	WSS_LVL <sub>1</sub>	WSS_LVL <sub>0</sub>
<b>Bits</b>		<b>Name</b>		<b>Description</b>											
2:0		WSS_LVL[2:0]		<b>WSS High Level.</b> WSS waveform rises from VBIBL_LVL to WSS_LVL in a zero-to one transition.											
7:3		Not Accessible		Not accessible (set to 0x0).											
15:8		WSS_LVL[9:2]		<b>WSS High Level.</b> WSS waveform rises from VBIBL_LVL to WSS_LVL in a zero-to one transition.											

**2.2.78 ENC\_NOTCH - Notch Parameters (0x9A)**

- Address Offset - 0x9A
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Reserved	Reserved	Reserved	NOTCH_EN	NOTCH_WD	NOTCH_FRQ <sub>2</sub>	NOTCH_FRQ <sub>1</sub>	NOTCH_FRQ <sub>0</sub>
Bits			Name			Description									
2:0			NOTCH_FRQ[1:0]			<b>Notch Frequency.</b> Selects from eight possible frequencies around which the notch is centered (see table below). Typically two for NTSC and five for PAL.									
3			NOTCH_WD			<b>Notch Filter Wide Bandwidth.</b> 1b = Wide. 0b = Narrow.									
4			NOTCH_EN			<b>Notch Filter Enable.</b> 1b = On. 0b = Off.									
7:5			Reserved			Reserved.									
15:8			Not Accessible			Not accessible (set to 0x0).									

**Table 2.7 NOTCH\_FRQ Values**

NOTCH_FRQ	Description	Notch Y Value	Notch Y Value
0		$1 + 1/8 + 1/16$	1.1875
1		$1 + 1/8 + 1/64$	1.1406
2	BT. 601 NTSC	$1 + 1/8 + 1/16$ (wide) 1 (narrow)	1.0938 1.0000
3	SQ Pixel NTSC	$1 - 1/128$	0.9922
4	SQ Pixel PAL	$1 - 1/32 - 1/64$	0.9531
5	BT. 601 PAL	$1 - 1/8 - 1/32 - 1/128$ (wide) $1 - 1/4 + 1/32 - 1/128$ (narrow)	0.8359 0.7734
6		$1 - 1/8 - 1/16 - 1/32$	0.7813
7		$1 - 1/4 - 1/32$	0.7188

**Table 2.8 Typical Register Values for Various Standards**

Hex Index	Register	NTSC	PAL	PAL-M	PAL-N	Combination PAL-N
40	chr_freq_low	0x7C1F	0x8ACB	0xEFE3	0x8ACB	0x9446
42	chr_freq_high	0x21F0	0x2A09	0x21E6	0x2A09	0x21F6
44	chr_phase	0	0	0	0	0
4A	hsync_wid	126	126	126	126	126
4C	burst_wid	68	64	68	64	68
4E	bporch	118	138	118	138	138
50	cr_burst	0	31	29	29	31
50	cb_burst	59	44	41	41	44
54	black_lvl	282	251	282	282	251
56	blank_lvl	240	251	240	240	251
5E	line_frame	525	625	525	625	625
64	white_lvl	800	800	800	800	800
66	cr_gain	137	145	137	137	145
66	cb_gain	137	145	137	137	145
70	frnt_porch	32	24	32	24	24
70	breeze_way	22	26	18	26	26
78	activeline	1440	1440	1440	1440	1440
7E	vsync5	0	1	0	0	1
7E	cphase	2	0	0	0	0
7E	sys625_50	0	1	0	1	1
7E	INVERT_TOP					
7E	CHR_BW					
7E	pal_mode	0	1	1	1	1
80	sync_lvl	16	16	16	16	16
88	VBIBL_LVL1	240	251	240	240	251

**Note:** Table 10 settings are for a FS471 (non Macrovision device).

### 2.2.79 I2C\_DAC\_LD\_VAL - DAC Load Detect Parameters (0x9C)

- Address Offset 0x9C
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	LD_VAL <sub>9</sub>	LD_VAL <sub>8</sub>	LD_VAL <sub>7</sub>	LD_VAL <sub>6</sub>	LD_VAL <sub>5</sub>	LD_VAL <sub>4</sub>	LD_VAL <sub>3</sub>	LD_VAL <sub>2</sub>	LD_VAL <sub>1</sub>	LD_VAL <sub>0</sub>
Bits			Name			Description									
9:0			LD_VAL[9:0]			<b>DAC Load Value.</b> Selects output value to DAC during a load test.									
10			DETECT_DAC_A			<b>DAC A Load Mask.</b> When written, selects which DAC A for a load test. Returns the load test answer. Returns a 1b if measured load is less than RThresh.									
11			DETECT_DAC_B			<b>DAC B Load Mask.</b> When written, selects which DAC B for a load test. Returns a 1b if measured load is less than RThresh.									
13:12			Not Accessible			Not accessible (set to 0x0).									
14			DETECT_RDY			<b>Initiate DAC Load Detect.</b> Set to 1b to initiate a DAC load detection cycle. Returns 1b when the DAC load detection cycle completes. <b>Note:</b> Writing a 0b to this bit returns invalid data.									
15			Not Accessible			Not accessible (set to 0x0).									

**Note:**

$$R_{Thresh} \Omega = \frac{(LD\_DET\_REF \times FS\_ADJ \Omega \times 18)}{(LD\_VAL \times 32)}$$

Where:

R\_Thresh = The threshold resistance (Ω) for load detect.

FS\_ADJ = FS\_ADJ resistor connected to pin A2 to set current range of the A/D converters. Recommended to be 1.8 KΩ for double terminated loads (37.5 Ω), and 4 KΩ for single terminated loads (75 Ω).

LD\_DET\_REF = Set threshold for DAC in decimal. Refer to register 0x9E.

LD\_VAL = DAC Load Value. Refer to register 0x9C.

Example: For a single terminated system (75  $\Omega$ ), the following values could be used for load detection:

FS-ADJ resistor = 4 K $\Omega$ , LD\_VAL = 296d, RThresh = 91  $\Omega$ , LD\_DET\_REF = 12.

As such, DET\_DAC\_A or DET\_DAC\_B returns a 1b if a load of  $\sim$  91  $\Omega$  or less was detected, indicating a TV was detected.

### 2.2.80 I2C\_DAC\_LD\_DET\_REF - Load Detect Parameters (0x9E)

- Address Offset - 0x9Eh
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	DACB_TH <sub>4</sub>	DACB_TH <sub>3</sub>	DACB_TH <sub>2</sub>	DACB_TH <sub>1</sub>	DACB_TH <sub>0</sub>	DACA_TH <sub>4</sub>	DACA_TH <sub>3</sub>	DACA_TH <sub>2</sub>	DACA_TH <sub>1</sub>	DACA_TH <sub>0</sub>
Bits		Name		Description											
4:0		DACA_TH[4:0]		Set threshold for DAC A load detection. 5-bit resolution, but guarantees 4-bit resolution.											
9:5		DACB_TH[4:0]		Set threshold for DAC B load detection. 5-bit resolution, but guarantees 4-bit resolution.											
15:10		Not Accessible		Not accessible (set to 0x0).											

### 2.2.81 I2C\_DAC\_CNTL - DAC Control Parameters (0xA0)

- Address Offset - 0xA0
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DAC_DCRB	DAC_DCRA	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	DAC_BMUX <sub>2</sub>	Not Accessible	DAC_AMUX <sub>0</sub>
Bits	Name	Description													
0	DAC_AMUX	<b>DAC A Output Mux.</b> Refer to Table 2-6 for functionality.													
1	Not Accessible	Not accessible (set to 0x0).													
2	DAC_BMUX	<b>DAC B Output Mux.</b> Refer to Table 2-6 for functionality.													
13:3	Not Accessible	Not accessible (set to 0x0).													
14	DAC_DCRA	<b>DAC A DCR.</b> Enable DC restore.													
15	DAC_DCRB	<b>DAC B DCR.</b> Enable DC restore.													

### 2.2.82 2C\_RED\_MTX\_COEF - RGB to YCrCb Red Coefficient (0xA2)

- Address Offset - 0xA2
- Default Value - 0x004D
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	RED_MTX <sub>7</sub>	RED_MTX <sub>6</sub>	RED_MTX <sub>5</sub>	RED_MTX <sub>4</sub>	RED_MTX <sub>3</sub>	RED_MTX <sub>2</sub>	RED_MTX <sub>1</sub>	RED_MTX <sub>0</sub>
Bits			Name			Description									
7:0			RED_MTX[7:0]			<b>RGB to YCrCb Matrix Red Coefficient.</b> Refer to the matrix in the Video Control register entry (Section 2.2.31) and Table 2.9 for values of the coefficients.									
15:8			Not Accessible			Not accessible (set to 0x0).									

### 2.2.83 I2C\_GRN\_MTX\_COEF - RGB to YCrCb Green Coefficient (0xA4)

- Address Offset - 0xA4
- Default Value - 0x0096
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	GRN_MTX <sub>7</sub>	GRN_MTX <sub>6</sub>	GRN_MTX <sub>5</sub>	GRN_MTX <sub>4</sub>	GRN_MTX <sub>3</sub>	GRN_MTX <sub>2</sub>	GRN_MTX <sub>1</sub>	GRN_MTX <sub>0</sub>
Bits			Name			Description									
7:0			GRN_MTX[7:0]			<b>RGB to YCrCb Matrix Green Coefficient.</b> See the matrix in the Video Control register entry (Section 2.2.31) and Table 2.9 for values of the coefficients.									
15:8			Not Accessible			Not accessible (set to 0x0).									

### 2.2.84 I2C\_BLU\_MATRIX\_COEF - RGB to YCrCb Blue Coefficient (0xA6)

- Address Offset - 0xA6
- Default Value - 0x001D
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	BLU_MTX <sub>7</sub>	BLU_MTX <sub>6</sub>	BLU_MTX <sub>5</sub>	BLU_MTX <sub>4</sub>	BLU_MTX <sub>3</sub>	BLU_MTX <sub>2</sub>	BLU_MTX <sub>1</sub>	BLU_MTX <sub>0</sub>
Bits			Name			Description										
7:0			BLU_MTX[7:0]			<b>RGB to YCrCb Matrix Blue Coefficient.</b> See the matrix in the Video Control register entry (Section 2.2.31) and Table 2.9 for values of the coefficients.										
15:8			Not Accessible			Not accessible (set to 0x0).										

### 2.2.85 I2C\_RV\_SCALE\_COEF - RGB to YCrCb Red Scaling Coefficient (0xA8)

- Address Offset - 0xA8
- Default Value - 0x00A0
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	RED_SCL <sub>8</sub>	RED_SCL <sub>7</sub>	RED_SCL <sub>6</sub>	RED_SCL <sub>5</sub>	RED_SCL <sub>4</sub>	RED_SCL <sub>3</sub>	RED_SCL <sub>2</sub>	RED_SCL <sub>1</sub>	RED_SCL <sub>0</sub>
Bits			Name			Description									
8:0			RED_SCL[8:0]			<b>RGB to YCrCb Scaling Red Coefficient.</b> See the matrix in the Video Control register entry (Section 2.2.31) and Table 2.9 for values of the coefficients.									
15:9			Not Accessible			Not accessible (set to 0x0).									

### 2.2.86 I2C\_GY\_SCALE\_COEF - RGB to YCrCb Green Scaling Coefficient (0xAA)

- Address Offset - 0xAA
- Default Value - 0x00DB
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	GRN_SCL <sub>8</sub>	GRN_SCL <sub>7</sub>	GRN_SCL <sub>6</sub>	GRN_SCL <sub>5</sub>	GRN_SCL <sub>4</sub>	GRN_SCL <sub>3</sub>	GRN_SCL <sub>2</sub>	GRN_SCL <sub>1</sub>	GRN_SCL <sub>0</sub>
Bits			Name			Description									
8:0			GRN_SCL[8:0]			<b>RGB to YCrCb Scaling Green Coefficient.</b> See the matrix in the Video Control register entry ( <a href="#">Section 2.2.31</a> ) and <a href="#">Table 2.9</a> for values of the coefficients.									
15:9			Not Accessible			Not accessible (set to 0x0).									

### 2.2.87 I2C\_BU\_SCALE\_COEF - RGB to YCrCb Blue Scaling Coefficient (0xAC)

- Address Offset - 0xAC
- Default Value - 0x007E
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	BLU_SCL <sub>8</sub>	BLU_SCL <sub>7</sub>	BLU_SCL <sub>6</sub>	BLU_SCL <sub>5</sub>	BLU_SCL <sub>4</sub>	BLU_SCL <sub>3</sub>	BLU_SCL <sub>2</sub>	BLU_SCL <sub>1</sub>	BLU_SCL <sub>0</sub>
Bits			Name			Description									
8:0			BLU_SCL[8:0]			<b>RGB to YCrCb Scaling Blue Coefficient.</b> See the matrix in the Video Control register entry ( <a href="#">Section 2.2.31</a> ) and <a href="#">Table 2.9</a> for values of the coefficients.									
15:9			Not Accessible			Not accessible (set to 0x0).									

**Table 2.9 Matrix Configurations**

Video Output/ Format	Video Input	Matrix Bypass	Offset Binary	Matrix Red	Matrix Green	Matrix Blue	Scale Red (Cr)	Scale Green (Y)	Scale Blue (Cb)
NTSC (ALL)	RGB	0	--	77	150	29	160	219	126
NTSC (ALL)	YCrCb	1	1	--	--	--	256	128 <sup>1</sup>	256
PAL (ALL)	RGB	0	--	77	150	29	160	219	126
PAL (ALL)	YCrCb	1	1	--	--	--	256	128 <sup>1</sup>	256

1. Change green scaling coefficient to half the normal value when the offset binary bit is set.

### 2.2.88 I2C\_CC\_DATA F1 - Closed Caption Field 1 Data (0xAE)

- Address Offset - 0xAE
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CC_F1 <sub>15</sub>	CC_F1 <sub>14</sub>	CC_F1 <sub>13</sub>	CC_F1 <sub>12</sub>	CC_F1 <sub>11</sub>	CC_F1 <sub>10</sub>	CC_F1 <sub>9</sub>	CC_F1 <sub>8</sub>	CC_F1 <sub>7</sub>	CC_F1 <sub>6</sub>	CC_F1 <sub>5</sub>	CC_F1 <sub>4</sub>	CC_F1 <sub>3</sub>	CC_F1 <sub>2</sub>	CC_F1 <sub>1</sub>	CC_F1 <sub>0</sub>
<b>Bits</b>		<b>Name</b>				<b>Description</b>									
15:0		CC_F1[15:0]				<b>Closed Captioning Field 1.</b> Contains the 16-bit value to write in the next NTSC field 1 (odd field) closed caption line. Returns zero when a value has been written. Note that the closed caption specification dictates what value should appear in which field. In PAL, values written to this register appear in PAL field 2 (odd field).									

### 2.2.89 I2C\_CC\_DATA\_F2 - Closed Caption Field 2 Data (0xB0)

Address Offset - 0xB0

Default Value - 0x0000

Attribute - R/W

Size - 16 bits

Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CC_F2 <sub>15</sub>	CC_F2 <sub>14</sub>	CC_F2 <sub>13</sub>	CC_F2 <sub>12</sub>	CC_F2 <sub>11</sub>	CC_F2 <sub>10</sub>	CC_F2 <sub>9</sub>	CC_F2 <sub>8</sub>	CC_F2 <sub>7</sub>	CC_F2 <sub>6</sub>	CC_F2 <sub>5</sub>	CC_F2 <sub>4</sub>	CC_F2 <sub>3</sub>	CC_F2 <sub>2</sub>	CC_F2 <sub>1</sub>	CC_F2 <sub>0</sub>
Bits			Name			Description									
15:0			CC_F2[15:0]			<b>Closed Captioning Field 2.</b> Contains the 16-bit value to write in the next NTSC field 2 (even field) closed caption line. Returns zero when the value has been written. Note that the closed caption specification dictates what value should appear in which field. In PAL, values written to this register appear in PAL field 1 (even field).									

### 2.2.90 I2C\_CC\_CNTL - Closed Caption Control (0xB2)

- Address Offset 0xB2
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CC_EN_F2	CC_EN_F1	CC_LEVEL	EPARITY	F2_LOS <sub>5</sub>	F2_LOS <sub>4</sub>	F2_LOS <sub>3</sub>	F2_LOS <sub>2</sub>	F2_LOS <sub>1</sub>	F2_LOS <sub>0</sub>	F1_LOS <sub>5</sub>	F1_LOS <sub>4</sub>	F1_LOS <sub>3</sub>	F1_LOS <sub>2</sub>	F1_LOS <sub>1</sub>	F1_LOS <sub>0</sub>
Bits			Name			Description									
5:0			F1_LOS[5:0]			<b>F1 CC Line Offset.</b> Selects the Field 1 Closed Caption line number.									
11:6			F2_LOS[5:0]			<b>F2 CC Line Offset.</b> Selects the Field 2 Closed Caption line number.									
12			EPARITY			<b>Even Parity.</b> If set parity of the CC data sent will be even, if clear parity will be odd. Parity of input CC data is ignored.									
13			CC_LEVEL			<b>TBD.</b>									
14			CC_EN_F1			<b>CC Enable Field 1.</b> If set enables the Closed Caption for Field 1.									
15			CC_EN_F2			<b>CC Enable Field 2.</b> If set enables the Closed Caption for Field 2.									

### 2.2.91 I2C\_CC\_BLNK - Closed Caption Blanking Value (0xB4)

- Address Offset - 0xB4
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	YC_BLNK <sub>7</sub>	YC_BLNK <sub>6</sub>	YC_BLNK <sub>5</sub>	YC_BLNK <sub>4</sub>	YC_BLNK <sub>3</sub>	YC_BLNK <sub>2</sub>	YC_BLNK <sub>1</sub>	YC_BLNK <sub>0</sub>
Bits			Name			Description									
7:0			YC_BLNK[9:0]			<b>YC CC Blanking Value.</b> 8-bit closed caption luma blanking value. Set to zero for automatic.									
15:8			Not Accessible			Not accessible (set to 0x0).									

### 2.2.92 I2C\_CC\_SHT - Closed Caption Blanking Sample (0xB6)

- Address Offset - 0xB6
- Default Value - 0x00F0
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	CC_BKS <sub>9</sub>	CC_BKS <sub>8</sub>	CC_BKS <sub>7</sub>	CC_BKS <sub>6</sub>	CC_BKS <sub>5</sub>	CC_BKS <sub>4</sub>	CC_BKS <sub>3</sub>	CC_BKS <sub>2</sub>	CC_BKS <sub>1</sub>	CC_BKS <sub>0</sub>
Bits			Name			Description									
9:0			CC_BKS[9:0]			<b>CC Blanking Sample Value.</b> Sets the horizontal position where the closed caption signal begins to be multiplexed in. If the closed caption blanking value is zero, then the output value at the blanking sample point is also used for the CC blanking value.									
15:10			Not Accessible			Not accessible (set to 0x0).									

**2.2.93 Not Accessible (0xB8)****2.2.94 Not Accessible (0xBA)****2.2.95 Not Accessible (0xBC)****2.2.96 Not Accessible (0xBE)****2.2.97 Not Accessible (0xC0)****2.2.98 I2C\_LUMA\_BW\_COEF - Luma Bandwidth (0xC2)**

- Address Offset - 0xC2
- Default Value - 0x0000
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Y_BW <sub>7</sub>	Y_BW <sub>6</sub>	Y_BW <sub>5</sub>	Y_BW <sub>4</sub>	Y_BW <sub>3</sub>	Y_BW <sub>2</sub>	Y_BW <sub>1</sub>	Y_BW <sub>0</sub>
Bits		Name		Description											
7:0		Y_BW[7:0]		<b>Luma Bandwidth.</b> 2's complement value attenuates or amplifies the high frequency response. Y_BW = 0 for flat response, Y_BW = 127 for 10 dB of cut, and Y_BW = -128 for 5dB of boost.											
15:8		Not Accessible		Not accessible (set to 0x0).											

**Figure 3 Luminance Frequency Response**



**2.2.99 (0xC4) Reserved**

### 2.2.100 I2C\_PDIV - PLL Pre-Divider (0xC6)

- Address Offset - 0xC6
- Default Value - 0x0114
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	P_PCLK	P_DIV <sub>7</sub>	P_DIV <sub>6</sub>	P_DIV <sub>5</sub>	P_DIV <sub>4</sub>	P_DIV <sub>3</sub>	P_DIV <sub>2</sub>	P_DIV <sub>1</sub>	P_DIV <sub>0</sub>
Bits		Name		Description											
7:0		P_DIV[7:0]		<b>PLL Pre-Divider.</b> Divides incoming clock by N+1. Set to N from 1 through 255 for division by 2 through 256. Set to N=0 for pass through mode. Refer to the frequency requirements in <a href="#">Table 2.11</a>											
8		P_PCLK		<b>PCLK Select.</b> Set to supply PLL clock from external PCLK; clear to supply PLL with external OSC clock.											
15:9		Not Accessible		Not accessible (set to 0x0).											

### 2.2.101 I2C\_PLL\_AMP - PLL AMP - Main PLL Divider (0xC8)

- Address Offset - 0xC8
- Default Value - 0x012C
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	PLLICP <sub>2</sub>	PLLICP <sub>1</sub>	PLLICP <sub>0</sub>	PLLM <sub>9</sub>	PLLM <sub>8</sub>	PLLM <sub>7</sub>	PLLM <sub>6</sub>	PLLM <sub>5</sub>	PLLM <sub>4</sub>	PLLM <sub>3</sub>	PLLM <sub>2</sub>	PLLM <sub>1</sub>	PLLM <sub>0</sub>	PLLS <sub>1</sub>	PLLS <sub>0</sub>
Bits	Name	Description													
1:0	PLLS[1:0]	<b>PLL S Divider.</b> PLL VCO divider value such that $F_{vco} = (M+9)*Fin*2*(S+1)$ . $F_{vco}$ must be 200-600 MHz. S must not exceed 0-3. Refer to <a href="#">Section 2.2.105</a> for the PLL programming overview. <b>Note:</b> Recommend selecting S values such that $F_{vco}$ approaches 600 MHz to reduce jitter.													
11:2	PLLM[9:0]	<b>PLL M Divider.</b> PLL divider value such that $F_{out} = (M+9)*Fin$ . $Fin$ must be 500 KHz-1.3 MHz. $F_{out}$ must be 100-300 MHz. M must not exceed 10-2040. Refer to <a href="#">Section 2.2.105</a> for the PLL programming overview.													
14:12	PLLICP[2:0]	<b>Charge Pump Gain.</b> Sets the current for the charge pump. Please contact your Focus Enhancements FAE for value.													
15	Not Accessible	Not accessible (set to 0x0).													

### 2.2.102 I2C\_PLL\_VGA - PLL VGA Clock Post Divider (0xCA)

- Address Offset - 0xCA
- Default Value - 0x0003
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	VGA_P_CLK	P_VGA <sub>6</sub>	P_VGA <sub>5</sub>	P_VGA <sub>4</sub>	P_VGA <sub>3</sub>	P_VGA <sub>2</sub>	P_VGA <sub>1</sub>	P_VGA <sub>0</sub>
Bits		Name		Description											
6:0		P_VGA[6:0]		<b>PLL VGA Post Divider.</b> Divides the incoming clock by N+1. Set N from 1 through 127 for division by 2 through 128. Set to N=0 for pass-through mode. Note that this divider is used only in special cases.											
7		VGA_P_CLK		<b>PCLK Select.</b> Set this bit to supply the internal VGA clock directly from the external PCLK. Clear this bit to supply with a PLL generated clock from the VGA post divider.											
15:8		Not Accessible		Not accessible (set to 0x0).											

**2.2.103 I2C\_PLL\_TV - PLL TV Clock Post Divider (0xCC)**

- Address Offset - 0xCC
- Default Value - 0x0003
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	TV_P_CLK	TV_OSC	P_TV <sub>6</sub>	P_TV <sub>5</sub>	P_TV <sub>4</sub>	P_TV <sub>3</sub>	P_TV <sub>2</sub>	P_TV <sub>1</sub>	P_TV <sub>0</sub>
Bits		Name		Description											
6:0		P_TV[6:0]		<b>PLL TV Post Divider.</b> Divides the incoming clock by N+1. Set to N from 1 through 127 for division by 2 through 128. Set to N = 0 for pass through mode.											
7		TV_OSC		<b>OSC Select.</b> Set to supply the internal TV clock from PLL generated clock from TV post divider or PCLK; clear to supply directly from the external oscillator. Refer to the bit 8 definition in <a href="#">Table 2.10</a> for TV_P_PCLK dependency.											
8		TV_P_CLK		<b>PCLK Select.</b> Set to supply the internal TV clock directly from external PCLK; clear to supply with PLL generated clock from TV post divider. Refer to bit 7 in <a href="#">Table 2.10</a> for TV_OSC dependency.											
15:9		Not Accessible		Not accessible (set to 0x0).											

**Table 2.10 Internal TV Clock Selection**

TV_P_CLK Bit 8	TV_OSC Bit 7	Internal TV Clock Equals
0b	0b	Ext. OSC
0b	1b	TV Post Divider
1b	0b	Ext. OSC
1b	1b	PCLK

### 2.2.104 I2C\_PLL\_GCC - PLL GCC Clock Post Divider (0xCE)

- Address Offset - 0xCE
- Default Value - 0x0003
- Attribute - R/W
- Size - 16 bits
- Allowed Range - N/A

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	Not Accessible	XTAL_OUT	P_GCC <sub>6</sub>	P_GCC <sub>5</sub>	P_GCC <sub>4</sub>	P_GCC <sub>3</sub>	P_GCC <sub>2</sub>	P_GCC <sub>1</sub>	P_GCC <sub>0</sub>
Bits		Name		Description												
6:0		P_GCC[6:0]		<b>PLL GCC Post Divider.</b> Divides the incoming clock by N+1. Set to N from 1 through 127 for division by 2 through 128. Set to N = 0 for pass through mode.												
7		XTAL_OUT		<b>XTAL Output.</b> Set to 0b to route the XTAL to the GCC clock output. Set to 1b for PLL sources.												
15:8		Not Accessible		Not accessible (set to 0x0).												


### 2.2.105 Notes for PLL Registers (0xC6, 0xC8, 0xCA, 0xCC, 0xCE)

In master mode, the FS471 synthesizes a 2.5 MHz to 85 MHz clock from a 2.5 MHz to 35 MHz crystal and supplies this clock (CLKOUT) to the GCC. The clock is buffered and returned to the FS471 as a Pixel Clock (PCLK) synchronous to the pixel and sync data.


In slave mode, the FS471 synthesizes a 2.5 MHz to 85 MHz clock from a 2.5 MHz - 85 MHz pixel clock.

Allow for a 100  $\mu$ s PLL settling when changing PLL settings.

**Figure 4 FS47x Block Diagram**



**Figure 5 PLL Block Diagram**



**Note:** Refer to the PLL frequency limits in Table 2.11.











